Features

- Fast Read Access Time 45 ns
- Low-Power CMOS Operation
 - 100 µA Max Standby
 - 30 mA Max Active at 5 MHz
- JEDEC Standard Packages
 - 40-lead PDIP
 - 44-lead PLCC
 - 40-lead VSOP
- Direct Upgrade from 512K (AT27C516) EPROM
- 5V ± 10% Power Supply
- High-Reliability CMOS Technology
 - 2000V ESD Protection
 - 200 mA Latchup Immunity
- Rapid Programming Algorithm 100 µs/Word (Typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Industrial and Automotive Temperature Ranges
- Green (Pb/Halide-free) Packaging Option

1. Description

The AT27C1024 is a low-power, high-performance 1,048,576 bit one-time program-mable read-only memory (OTP EPROM) organized 64K by 16 bits. It requires only one 5V power supply in normal read mode operation. Any word can be accessed in less than 45 ns, eliminating the need for speed reducing WAIT states. The by-16 organization make this part ideal for high-performance 16- and 32-bit microprocessor systems.

In read mode, the AT27C1024 typically consumes 15 mA. Standby mode supply current is typically less than 10 μ A.

The AT27C1024 is available in industry-standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, and VSOP packages. The device features two-line control $(\overline{CE}, \overline{OE})$ to eliminate bus contention in high-speed systems.

With high density 64K word storage capability, the AT27C1024 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's AT27C1024 have additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μ s/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry-standard programming equipment to select the proper programming algorithms and voltages.



1-Megabit (64K x 16) OTP EPROM

AT27C1024






2. Pin Configurations


Pin Name	Function
A0 - A15	Addresses
O0 - O15	Outputs
CE	Chip Enable
ŌĒ	Output Enable
PGM	Program Strobe
NC	No Connect

Note: Both GND pins must be connected.


2.1 40-lead PDIP Top View



2.3 44-lead PLCC Top View




2.2 40-lead VSOP Top View - Type 1



3. System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1 μF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

4. Block Diagram



5. Absolute Maximum Ratings*

Temperature Under Bias55° C to + 125° C	
Storage Temperature65° C to + 150° C	
Voltage on Any Pin with Respect to Ground2.0V to + 7.0V ⁽¹⁾	
Voltage on A9 with Respect to Ground2.0V to + 14.0V ⁽¹⁾	
V _{PP} Supply Voltage with Respect to Ground2.0V to + 14.0V ⁽¹⁾	

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is $V_{CC} + 0.75V$ DC which may overshoot to +7.0V for pulses of less than 20 ns.





Operating Modes

Mode/Pin	CE	ŌĒ	PGM	Ai	V_{PP}	Outputs
Read	V_{IL}	V_{IL}	X ⁽¹⁾	Ai	Х	D _{OUT}
Output Disable	Х	V_{IH}	Х	X	X	High Z
Standby	V _{IH}	Х	Х	X	X ⁽⁵⁾	High Z
Rapid Program ⁽²⁾	V_{IL}	V _{IH}	V _{IL}	Ai	V _{PP}	D _{IN}
PGM Verify	V _{IL}	V _{IL}	V _{IH}	Ai	V _{PP}	D _{OUT}
PGM Inhibit	V _{IH}	Х	Х	X	V _{PP}	High Z
Product Identification ⁽⁴⁾	V _{IL}	V _{IL}	х	$A9 = V_H^{(3)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A15 = V_{IL}$	V _{cc}	Identification Code

Notes: 1. X can be V_{IL} or V_{IH} .

- 2. Refer to Programming Characteristics.
- 3. $V_H = 12.0 \pm 0.5 V$.
- 4. Two identifier words may be selected. All Ai inputs are held low (V_{IL}) , except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification word and high (V_{IH}) to select the Device Code word.
- 5. Standby V_{CC} current (I_{SB}) is specified with $V_{PP} = V_{CC}$. $V_{CC} > V_{PP}$ will cause a slight increase in I_{SB} .

DC and AC Operating Conditions for Read Operation

		AT270	C1024
		-45	-70
Operating Temp. (Case)	Ind.	-40° C - 85° C	-40° C - 85° C
	Auto.		
V _{CC} Power Supply		5V ± 10%	5V ± 10%

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units	
	Innut I and Comment	\/ 0\/ to \/	Ind.		±1	μΑ
l _{Li}	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$	Auto.		±5	μΑ
	Output Lackage Current	\/ 0\/ to \/	Ind.		±5	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = 0V \text{ to } V_{CC}$	Auto.		±10	μΑ
I _{PP1} (2)	V _{PP} ⁽¹⁾⁾ Read/Standby Current	$V_{PP} = V_{CC}$		10	μΑ	
	V (1) Standby Current	I_{SB1} (CMOS), $\overline{CE} = V_{CC}$		100	μΑ	
I _{SB}	V _{CC} ⁽¹⁾ Standby Current	I_{SB2} (TTL), \overline{CE} = 2.0 to		1	mA	
I _{cc}	V _{CC} Active Current	f = 5 MHz, I _{OUT} = 0 mA	CE = V _{IL}		30	mA
V _{IL}	Input Low Voltage			-0.6	0.8	V
V _{IH}	Input High Voltage			2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA			0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V	

1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} . Notes:


2. V_{PP} may be connected directly to V_{CC} , except during programming. The supply current would then be the sum of I_{CC} and I_{PP} .

9. AC Characteristics for Read Operation

				AT27C1024			
			-45 -70		70		
Symbol	Parameter C	ondition	Min	Max	Min	Max	Units
t _{ACC} ⁽¹⁾	Address to Output Delay C	E = OE = V _{IL}		45		70	ns
t _{CE} ⁽¹⁾	CE to Output Delay	E = V _{IL}		45		70	ns
t _{OE} ⁽¹⁾	OE to Output Delay	E = V _{IL}		20		25	ns
t _{DF} ⁽¹⁾	OE or CE High to Output Float, Whiche	OE or CE High to Output Float, Whichever Occurred First				25	ns
t _{OH}	Output Hold from Address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$, Occurred First	Output Hold from Address, CE or OE, Whichever			7		ns

Note: 1. See AC Waveforms for Read Operation.

10. AC Waveforms for Read Operation⁽¹⁾



Notes: 1. Timing measurement reference level is 1.5V for -45. Input AC drive levels are $V_{IL} = 0.0V$ and $V_{IH} = 3.0V$. Timing measurement reference levels for all other speed grades are $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$. Input AC drive levels are $V_{IL} = 0.45V$ and $V_{IH} = 2.4V$.

- 2. \overline{OE} may be delayed up to t_{CE} t_{OE} after the falling edge of \overline{CE} without impact on t_{CE} .
- 3. \overline{OE} may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC} .
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.






11. Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$


Symbol	Тур	Max	Units	Conditions
C _{IN}	4	10	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.


12. Input Test Waveforms and Measurement Levels



 t_{R} , $t_{F} < 5$ ns (10% to 90%)




13. Output Test Load



Note: 1. $C_L = 100 \text{ pF}$ including jig capacitance except -45 devices, where $C_L = 30 \text{ pF}$.

14. Programming Waveforms⁽¹⁾



- Notes: 1. The Input Timing Reference is 0.8V for $V_{\rm IL}$ and 2.0V for $V_{\rm IH}$.
 - 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
 - 3. When programming the AT27C1024 a 0.1 μ F capacitor is required across V_{PP} and ground to suppress sputious voltage transients.

15. DC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25V$, $V_{PP} = 13.0 \pm 0.25V$

			Lir	Limits	
Symbol	Parameter	Test Conditions	Min	Max	Units
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ
V _{IL}	Input Low Level		-0.6	0.8	V
V _{IH}	Input High Level		2.0	V _{CC} + 0.1	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V
I _{CC2}	V _{CC} Supply Current (Program and Verify)			50	mA
I _{PP2}	V _{PP} Supply Current	$\overline{CE} = \overline{PGM} = V_{IL}$		30	mA
V _{ID}	A9 Product Identification Voltage		11.5	12.5	V



16. AC Programming Characteristics

 $T_A = 25 \pm 5^{\circ} \, C, \ V_{CC} = 6.5 \pm 0.25 V, \ V_{PP} = 13.0 \pm 0.25 V$

			Liı	mits	
Symbol	Parameter	Test Conditions ⁽¹⁾	Min	Max	Units
t _{AS}	Address Setup Time		2		μs
t _{CES}	CE Setup Time		2		μs
t _{OES}	OE Setup Time	Input Rise and Fall Times	2		μs
t _{DS}	Data Setup Time	(10% to 90%) 20 ns	2		μs
t _{AH}	Address Hold Time	Input Pulse Levels	0		μs
t _{DH}	Data Hold Time	0.45V to 2.4V	2		μs
t _{DFP}	OE High to Output Float Delay ⁽²⁾		0	130	ns
t _{VPS}	V _{PP} Setup Time	Input Timing Reference Level 0.8V to 2.0V	2		μs
t _{VCS}	V _{CC} Setup Time	0.00 to 2.00	2		μs
t _{PW}	PGM Program Pulse Width ⁽³⁾	Output Timing Reference Level	95	105	μs
t _{OE}	Data Valid from OE	0.8V to 2.0V		150	ns
t _{PRT}	V _{PP} Pulse Rise Time During Programming		50		ns

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}

17. Atmel's AT27C1024 Integrated Product Identification Code


	Pins						Hex				
Codes	Α0	O15-O8	07	O 6	O 5	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	0	0	1	00F1

^{2.} This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.

^{3.} Program Pulse width tolerance is 100 μ sec $\pm 5\%$.

18. Rapid Programming Algorithm

A 100 μ s \overline{PGM} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 100 μ s \overline{PGM} pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 100 μ s pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.







19. Ordering Information

19.1 Standard Package

tacc	t _{ACC} (mA) (ns) Active Standby				
			Ordering Code	Package	Operation Range
			AT27C1024-45JI	44J	Industrial
45	30	0.1	AT27C1024-45PI	40P6	(-40° C to 85° C)
			AT27C1024-45VI	40V ⁽¹⁾	
			AT27C1024-70JI	44J	Industrial
70	30	0.1	AT27C1024-70PI	40P6	(-40° C to 85° C)
			AT27C1024-70VI	40V ⁽¹⁾	

Note:

Not recommended for new designs. Use Green package option.

19.2 Green Package (Pb/Halide-free)


t _{ACC}	I _{CC} (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
45	30	0.1	AT27C1024-45JU AT27C1024-45PU	44J 40P6	Industrial (-40° C to 85° C)
70	30	0.1	AT27C1024-70JU AT27C1024-70PU	44J 40P6	Industrial (-40° C to 85° C)

Note: 1. The 40-lead VSOP package is not recommended for new designs.

Package Type			
44J	44-Lead, Plastic J-Leaded Chip Carrier (PLCC)		
40P6	40P6 40-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)		
40V 40-Lead, Plastic Thin Small Outline Package (VSOP) 10 x 14 mm			

20. Packaging Information

44J - PLCC 20.1



Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AC.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

COMMON	DIMENSIONS
/Linit of M	occuro – mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	4.191	-	4.572	
A1	2.286	-	3.048	
A2	0.508	_	_	
D	17.399	-	17.653	
D1	16.510	-	16.662	Note 2
Е	17.399	-	17.653	
E1	16.510	-	16.662	Note 2
D2/E2	14.986	_	16.002	
В	0.660	-	0.813	
B1	0.330	_	0.533	
е	1.270 TYP			

10/04/01


TITLE		
44J , 44-lead,	Plastic J-leaded	Chip Carrier (PLCC)


DRAWING NO.	REV
44J	В






20.2 40P6 - PDIP







Notes:

- 1. This package conforms to JEDEC reference MS-011, Variation AC.
- 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS


(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	4.826	
A1	0.381	_	_	
D	52.070	_	52.578	Note 2
Е	15.240	_	15.875	
E1	13.462	_	13.970	Note 2
В	0.356	_	0.559	
B1	1.041	_	1.651	
L	3.048	_	3.556	
С	0.203	_	0.381	
eB	15.494	_	17.526	
е		2.540 TYP)	

09/28/01

		TITLE	DRAWING NO.	REV.
A	2325 Orchard Parkway San Jose, CA 95131	40P6 , 40-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)	40P6	В

20.3 40V - VSOP



Notes:

- 1. This package conforms to JEDEC reference MO-142, Variation CA.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

- 0.05 0.95	-	1.20	
	-	0.15	
n 95		0.15	
0.93	1.00	1.05	
13.80	14.00	14.20	
12.30	12.40	12.50	Note 2
9.90	10.00	10.10	Note 2
0.50	0.60	0.70	
0.25 BASIC			
0.17	0.22	0.27	
0.10	_	0.21	
0.50 BASIC			
	13.80 12.30 9.90 0.50 (0.17	13.80 14.00 12.30 12.40 9.90 10.00 0.50 0.60 0.25 BASIO 0.17 0.22 0.10 –	13.80 14.00 14.20 12.30 12.40 12.50 9.90 10.00 10.10 0.50 0.60 0.70 0.25 BASIC 0.17 0.22 0.27 0.10 - 0.21

10/18/01

4mei	2325 Orchard San Jose, CA	Parkway
AIIIEL	San Jose, CA	95131

TITLE 40V, 40-lead (10 x 14 mm Package) Plastic Thin Small Outline Package, Type I (VSOP)

DRAWING NO. REV.

