#### **Features**

- Fast Read Access Time 90 ns
- Dual Voltage Range Operation
  - Unregulated Battery Power Supply Range, 2.7V to 3.6V or Standard 5V ±10% Supply Range
- Pin Compatible with JEDEC Standard AT27C1024
- Low Power CMOS Operation
  - 20  $\mu$ A Max (Less than 1  $\mu$ A Typical) Standby for  $V_{CC}$  = 3.6V
  - 36 mW Max Active at 5 MHz for  $V_{CC} = 3.6V$
- JEDEC Standard Surface Mount Packages
  - 44-lead PLCC
  - 40-lead VSOP
- High Reliability CMOS Technology
  - 2,000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid Programming Algorithm 100 μs/Word (Typical)
- CMOS and TTL Compatible Inputs and Outputs
  - JEDEC Standard for LVTTL and LVBO
- Integrated Product Identification Code
- Industrial Temperature Range

#### 1. Description

The AT27BV1024 is a high-performance, low-power, low-voltage 1,048,576-bit one-time programmable read-only memory (OTP EPROM) organized as 64K by 16 bits. It requires only one supply in the range of 2.7V to 3.6V in normal read mode operation. The by-16 organization makes this part ideal for portable and handheld 16- and 32-bit microprocessor based systems using either regulated or unregulated battery power.

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At  $V_{\rm CC}$  = 2.7V, any word can be accessed in less than 120 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{\rm CC}$  = 3V, the AT27BV1024 consumes less than one fifth the power of a standard 5V EPROM.

Standby mode supply current is typically less than 1  $\mu$ A at 3V. The AT27BV1024 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

The AT27BV1024 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC and VSOP packages. All devices feature two-line control ( $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ ) to give designers the flexibility to prevent bus contention.

The AT27BV1024 operating with  $V_{CC}$  at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at  $V_{CC} = 5.0$ V. At  $V_{CC} = 2.7$ V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27BV1024 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100  $\mu$ s/word. The Integrated Product Identification Code electronically identifies



1-Megabit (64K x 16) Unregulated Battery-Voltage High-Speed OTP EPROM

AT27BV1024

0631E-EPROM-12/07






the device and manufacturer. This feature is used by industry-standard programming equipment to select the proper programming algorithms and voltages. The AT27BV1024 programs exactly the same way as a standard 5V AT27C1024 and uses the same programming equipment.

## 2. Pin Configurations


Pin Name	Function
A0 - A15	Addresses
O0 - O15	Outputs
CE	Chip Enable
ŌĒ	Output Enable
PGM	Program Strobe
NC	No Connect

Note: Both GND pins must be connected.

### 2.1 40-lead VSOP (Type 1) Top View



#### 2.2 44-lead PLCC Top View




Note: PLCC Package Pins 1 and 23 are Don't Connect.

## 3. System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the  $V_{CC}$  and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the  $V_{CC}$  and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### 4. Block Diagram



## 5. Absolute Maximum Ratings\*

Temperature Under Bias55° C to +125° C
Storage Temperature65° C to +150° C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Note: 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{CC} + 0.75V$  DC which may overshoot to +7.0V for pulses of less than 20 ns.





## 6. Operating Modes

Mode \ Pin	CE	ŌĒ	PGM	Ai	$V_{PP}$	V <sub>cc</sub>	Outputs
Read <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	X <sup>(1)</sup>	Ai	Х	V <sub>CC</sub>	D <sub>OUT</sub>
Output Disable <sup>(2)</sup>	Х	V <sub>IH</sub>	Х	X	Х	V <sub>CC</sub>	High Z
Standby <sup>(2)</sup>	V <sub>IH</sub>	Х	Х	Х	X <sup>(5)</sup>	V <sub>CC</sub>	High Z
Rapid Program <sup>(3)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	$V_{IL}$	Ai	V <sub>PP</sub>	V <sub>CC</sub>	D <sub>IN</sub>
PGM Verify <sup>(3)</sup>	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	Ai	$V_{PP}$	V <sub>CC</sub>	D <sub>OUT</sub>
PGM Inhibit <sup>(3)</sup>	V <sub>IH</sub>	Х	Х	X	$V_{PP}$	V <sub>CC</sub>	High Z
Product Identification <sup>(3)(5)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	x	$A9 = V_{H}^{(4)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A15 = V_{IL}$	V <sub>cc</sub>	V <sub>cc</sub>	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

- 2. Read, output disable, and standby modes require, 2.7V  $\leq$ V<sub>CC</sub>  $\leq$ 3.6V, or 4.5V  $\leq$ V<sub>CC</sub>  $\leq$ 5.5V.
- 3. Refer to Programming Characteristics. Programming modes require  $V_{CC} = 6.5V$ .
- 4.  $V_H = 12.0 \pm 0.5V$ .
- 5. Two identifier words may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification word and high (V<sub>IH</sub>) to select the Device Code word.

# 7. DC and AC Operating Conditions for Read Operation

	AT27BV1024-90		
Industrial Operating Temperature (Case)	-40° C - 85° C		
V. Dower Cumby	2.7V to 3.6V		
V <sub>CC</sub> Power Supply	5V ±10%		

# 8. DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
V <sub>CC</sub> = 2.7	V to 3.6V				
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	$V_{PP} = V_{CC}$		10	μΑ
	V (1) Otomollov Coverant	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μΑ
I <sub>SB</sub>	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB2}$ (TTL), $\overline{CE}$ = 2.0 to $V_{CC}$ + 0.5V		100	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}, V_{CC} = 3.6V$		8	mA
.,		V <sub>CC</sub> = 3.0 to 3.6V	-0.6	0.8	V
$V_{IL}$	Input Low Voltage	V <sub>CC</sub> = 2.7 to 3.6V	-0.6	0.2 x V <sub>CC</sub>	V
.,		V <sub>CC</sub> = 3.0 to 3.6V	2.0	V <sub>CC</sub> + 0.5	V
$V_{IH}$	Input High Voltage	V <sub>CC</sub> = 2.7 to 3.6V	0.7 x V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V
		I <sub>OL</sub> = 2.0 mA		0.4	٧
$V_{OL}$	Output Low Voltage	I <sub>OL</sub> = 100 μA		0.2	V
		I <sub>OL</sub> = 20 μA		0.1	V
		I <sub>OH</sub> = -2.0 mA	2.4		V
$V_{OH}$	Output High Voltage	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2		V
		Ι <sub>ΟΗ</sub> = -20 μΑ	V <sub>CC</sub> - 0.1		V
V <sub>CC</sub> = 4.5	V to 5.5V				
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μA
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
	)/ (1) Ota a alla a Occurrent	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
$I_{SB}$	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB2}$ (TTL), $\overline{CE}$ = 2.0 to $V_{CC}$ + 0.5V		1	mA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		30	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

Notes: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$  and removed simultaneously with or after  $V_{PP}$ 

2.  $V_{PP}$  may be connected directly to  $V_{CC}$ , except during programming. The supply current would then be the sum of  $I_{CC}$  and  $I_{PP}$ 






## 9. AC Characteristics for Read Operation

 $V_{CC} = 2.7V$  to 3.6V and 4.5V to 5.5V


			AT27B\	AT27BV1024-90	
Symbol	Parameter	Condition	Min	Max	Unit
t <sub>ACC</sub> (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		90	ns
t <sub>CE</sub> <sup>(2)</sup>	CE to Output Delay	OE = V <sub>IL</sub>		90	ns
t <sub>OE</sub> <sup>(2)(3)</sup>	OE to Output Delay	CE = V <sub>IL</sub>		30	ns
t <sub>DF</sub> <sup>(4)(5)</sup>	OE or CE High to Output Float, Whichever Occurred First			30	ns
t <sub>OH</sub>	Output Hold from Address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$ , Whichever Occurred First		0		ns

# 10. AC Waveforms for Read Operation<sup>(1)</sup>




- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - 2.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{CE}}$   $t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{CE}}$ .
  - 3.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}$   $t_{\text{OE}}$  after the address is valid without impact on  $t_{\text{ACC}}$ .
  - 4. This parameter is only sampled and is not 100% tested.
  - 5. Output float is defined as the point when data is no longer driven.
  - 6. When reading a AT27BV1024, a 0.1  $\mu F$  capacitor is required across  $V_{CC}$  and ground to suppress spurious voltage transients.

## 11. Input Test Waveforms and Measurement Levels



# 12. Output Test Load



Note: CL = 100 pF including jig capacitance.

## 13. Pin Capacitance

 $f = 1 \text{ MHz T} = 25^{\circ}\text{C}^{(1)}$ 


Symbol	Тур	Max	Units	Conditions
C <sub>IN</sub>	4	10	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





# 14. Programming Waveforms<sup>(1)</sup>



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{\rm IL}$  and 2.0V for  $V_{\rm IH}$ .
  - 2.  $t_{\text{OE}}$  and  $t_{\text{DFP}}$  are characteristics of the device but must be accommodated by the programmer.
  - 3. When programming the AT27BV1024 a 0.1  $\mu$ F capacitor is required across  $V_{PP}$  and ground to suppress spurious voltage transients.

## 15. DC Programming Characteristics

 $T_A = 25 \pm 5^{\circ} \, C, \ V_{CC} = 6.5 \pm 0.25 V, \ V_{PP} = 13.0 \pm 0.25 V$ 

			Li	Limits		
Symbol	Parameter	Test Conditions	Min	Max	Units	
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ	
$V_{IL}$	Input Low Level		-0.6	0.8	V	
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 0.1	V	
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V	
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V	
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)			50	mA	
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	CE = PGM = V <sub>IL</sub>		30	mA	
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	V	

# 16. AC Programming Characteristics

 $T_A = 25 \pm 5^{\circ} \, C, \ V_{CC} = 6.5 \pm 0.25 V, \ V_{PP} = 13.0 \pm 0.25 V$ 

			Lir		
Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min	Max	Units
t <sub>AS</sub>	Address Setup Time		2		μs
t <sub>CES</sub>	CE Setup Time		2		μs
t <sub>OES</sub>	OE Setup Time	Input Rise and Fall Times:	2		μs
t <sub>DS</sub>	Data Setup Time	(10% to 90%) 20 ns	2		μs
t <sub>AH</sub>	Address Hold Time	Input Pulse Levels:	0		μs
t <sub>DH</sub>	Data Hold Time	0.45V to 2.4V	2		μs
t <sub>DFP</sub>	OE High to Output Float Delay <sup>(2)</sup>	Input Timing Reference Level:	0	130	ns
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time	0.8V to 2.0V	2		μs
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time		2		μs
t <sub>PW</sub>	PGM Program Pulse Width <sup>(3)</sup>	Output Timing Reference Level: 0.8V to 2.0V	95	105	μs
t <sub>OE</sub>	Data Valid from OE	0.00 10 2.00		150	ns
t <sub>PRT</sub>	V <sub>PP</sub> Pulse Rise Time During Programming		50		ns

Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ 

3. Program Pulse width tolerance is 100  $\mu$ sec  $\pm$ 5%.

# 17. Atmel's AT27BV1024 Integrated Product Identification Code<sup>(1)</sup>

		Pins						Hex			
Codes	Α0	015-08	07	<b>O</b> 6	<b>O</b> 5	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	0	0	1	00F1

Note: 1. The AT27BV1024 has the same Product Identification Code as the AT27C1024. Both are programming compatible.




<sup>2.</sup> This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.



### 18. Rapid Programming Algorithm

A 100  $\mu s$   $\overline{PGM}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and  $V_{PP}$  is raised to 13.0V. Each address is first programmed with one 100  $\mu s$   $\overline{PGM}$  pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 100  $\mu s$  pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked.  $V_{PP}$  is then lowered to 5.0V and  $V_{CC}$  to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.



# 19. Ordering Information

### 19.1 Standard Package

t <sub>ACC</sub>	I <sub>CC</sub> (mA)				
(ns)	Active Standby		Ordering Code	Package	Operation Range
90	8	0.02	AT27BV1024-90JI	44J	Industrial
			AT27BV1024-90VI	40V <sup>(1)</sup>	(-40° C to 85° C)

Note:

Not recommended for new designs. Use Green package option.

### 19.2 Green Package (Pb/Halide-free)

t <sub>ACC</sub>	I <sub>CC</sub> (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
90	8	0.02	AT27BV1024-90JU	44J	Industrial (-40° C to 85° C)
120	8	0.02	AT27BV1024-12JU	44J	Industrial (-40° C to 85° C)

Note:

1. The 40-lead VSOP package is not recommended for new designs.


Package Type	
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)
40V	40-lead, Plastic Thin Small Outline Package (VSOP)





# 20. Packaging Information

### 21. 44J - PLCC




Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AC.
- Dimensions D1 and E1 do not include mold protrusion.
   Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.


	•		•	
SYMBOL	MIN	NOM	MAX	NOTE
Α	4.191	_	4.572	
A1	2.286	_	3.048	
A2	0.508	_	_	
D	17.399	_	17.653	
D1	16.510	_	16.662	Note 2
Е	17.399	_	17.653	
E1	16.510	_	16.662	Note 2
D2/E2	14.986	_	16.002	
В	0.660	_	0.813	
B1	0.330	_	0.533	
е	1.270 TYP			

10/04/01



	TITLE	DRAWING NO.	REV.
'	44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)	44J	В

#### 22. 40V - VSOP



Notes:

- 1. This package conforms to JEDEC reference MO-142, Variation CA.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	13.80	14.00	14.20	
D1	12.30	12.40	12.50	Note 2
E	9.90	10.00	10.10	Note 2
L	0.50	0.60	0.70	
L1	0.25 BASIC			
b	0.17	0.22	0.27	
С	0.10	_	0.21	
е	0.50 BASIC			

10/18/01

4Imei	2325 Orchard Parkway		
AIIIIEL	2325 Orchard Parkway San Jose, CA 95131		

TITLE

 $\mathbf{40V},\,40\text{-lead}$  (10 x 14 mm Package) Plastic Thin Small Outline Package, Type I (VSOP)

DRAWING NO.	REV.
40V	В

