#### **Features**

- Fast Read Access Time 120 ns
- Dual Voltage Range Operation
  - Unregulated Battery Power Supply Range, 2.7V to 3.6V or Standard 5V ±10% Supply Range
- Compatible with JEDEC Standard AT27C040
- Low Power CMOS Operation
  - 20  $\mu A$  Max (Less than 1  $\mu A$  Typical) Standby for  $V_{CC}$  = 3.6V
  - 36 mW Max Active at 5 MHz for V<sub>CC</sub> = 3.6V
- JEDEC Standard Packages
  - 32-lead PLCC
  - 32-lead TSOP
  - 32-lead VSOP
- High Reliability CMOS Technology
  - 2,000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid Programming Algorithm 100 μs/Byte (Typical)
- CMOS and TTL Compatible Inputs and Outputs
  - JEDEC Standard for LVTTL and LVBO
- Integrated Product Identification Code
- Industrial Temperature Range
- Green (Pb/Halide-free/RoHS Compliant) Packaging

#### 1. Description

The AT27BV040 chip is a high performance, low power, low voltage, 4,194,304-bit one-time programmable read only memory (EPROM) organized as 512K by 8 bits. It requires only one supply in the range of 2.7 to 3.6V in normal read mode operation, making it ideal for fast, portable systems using either regulated or unregulated battery power.

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At  $V_{CC}=2.7V$ , any byte can be accessed in less than 100 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{CC}=3V$ , the AT27BV040 consumes less than one fifth the power of a standard 5V EPROM. Standby mode supply current is typically less than 1  $\mu$ A at 3V. The AT27BV040 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

The AT27BV040 is available in industry-standard JEDEC-approved one-time programmable (OTP) plastic PLCC, TSOP, and VSOP packages. All devices feature two-line control ( $\overline{CE}$ ,  $\overline{OE}$ ) to give designers the flexibility to prevent bus contention.

The AT27BV040 operating with  $V_{CC}$  at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at  $V_{CC} = 5.0$ V. At  $V_{CC} = 2.7$ V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.



4-Megabit (512K x 8) Unregulated Battery-Voltage High-Speed OTP EPROM

AT27BV040






Atmel's AT27BV040 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100  $\mu$ s/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry-standard programming equipment to select the proper programming algorithms and voltages. The AT27BV040 programs exactly the same way as a standard 5V AT27C040 and uses the same programming equipment.


#### 2. Pin Configurations

Pin Name	Function
A0 - A18	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌĒ	Output Enable

#### 2.1 32-lead PLCC Top View




#### 2.2 32-lead TSOP, VSOP Top View – Type 1



#### 3. Switching Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the  $V_{CC}$  and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the  $V_{CC}$  and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### 4. Block Diagram



#### 5. Absolute Maximum Ratings\*

Temperature Under Bias	40°C to +85°C
Storage Temperature	65°C to +125°C
Voltage on Any Pin with Respect to Ground	2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground	2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground	2.0V to +14.0V <sup>(1)</sup>

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Note:

 Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V DC which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0V for pulses of less than 20 ns.





#### **Operating Modes**

Mode/Pin	CE	ŌĒ	Ai	V <sub>PP</sub>	V <sub>cc</sub>	Outputs
Read <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	Ai	X <sup>(1)</sup>	V <sub>CC</sub> <sup>(2)</sup>	D <sub>OUT</sub>
Output Disable <sup>(2)</sup>	Х	V <sub>IH</sub>	X	Х	V <sub>CC</sub> <sup>(2)</sup>	High Z
Standby <sup>(2)</sup>	V <sub>IH</sub>	Х	X	Х	V <sub>CC</sub> <sup>(2)</sup>	High Z
Rapid Program <sup>(3)</sup>	$V_{IL}$	V <sub>IH</sub>	Ai	V <sub>PP</sub>	V <sub>CC</sub> <sup>(3)</sup>	D <sub>IN</sub>
PGM Verify <sup>(3)</sup>	X	$V_{IL}$	Ai	$V_{PP}$	V <sub>CC</sub> <sup>(3)</sup>	D <sub>OUT</sub>
PGM Inhibit <sup>(3)</sup>	V <sub>IH</sub>	V <sub>IH</sub>	X	V <sub>PP</sub>	V <sub>CC</sub> (3)	High Z
Product Identification <sup>(3)(5)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	$A9 = V_{H}^{(4)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A18 = V_{IL}$	X	V <sub>CC</sub> <sup>(3)</sup>	Identification Code

- Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .
  - 2. Read, output disable, and standby modes require, 2.7V  $\leq$ V<sub>CC</sub>  $\leq$ 3.6V, or 4.5V  $\leq$ V<sub>CC</sub>  $\leq$ 5.5V.
  - 3. Refer to Programming Characteristics. Programming modes require  $V_{CC} = 6.5V$ .
  - 4.  $V_H = 12.0 \pm 0.5V$ .
  - 5. Two identifier bytes may be selected. All Ai inputs are held low  $(V_{IL})$ , except A9 which is set to  $V_H$  and A0 which is toggled low  $(V_{IL})$  to select the Manufacturer's Identification byte and high  $(V_{IH})$  to select the Device Code byte.

#### DC and AC Operating Conditions for Read Operation 7.

	AT27BV040-12			
Industrial Operating Temperature (Case)	-40°C - 85°C			
V. Dawar Supply	2.7V to 3.6V			
V <sub>CC</sub> Power Supply	5V ±10%			

# 8. DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
V <sub>CC</sub> = 2.7\	V to 3.6V		·		
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	$V_{PP} = V_{CC}$		10	μΑ
(4)	V (1) Ota a diba (Occurrent	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC \pm} 0.3V$		20	μΑ
I <sub>SB</sub>	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB2}$ (TTL), $\overline{CE} = 2.0$ to $V_{CC} + 0.5V$		100	μΑ
I <sub>cc</sub>	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}, V_{CC} = 3.6V$		10	mA
V	In a state of Maltana	V <sub>CC</sub> = 3.0 to 3.6V	-0.6	0.8	V
$V_{IL}$	Input Low Voltage	V <sub>CC</sub> = 2.7 to 3.6V	-0.6	0.2 x V <sub>CC</sub>	V
.,		V <sub>CC</sub> = 3.0 to 3.6V	2.0	V <sub>CC</sub> + 0.5	V
$V_{IH}$	Input High Voltage	V <sub>CC</sub> = 2.7 to 3.6V	0.7 x V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V
		I <sub>OL</sub> = 2.0 mA		0.4	V
$V_{OL}$	Output Low Voltage	I <sub>OL</sub> = 100 μA		0.2	V
		I <sub>OL</sub> = 20 μA		0.1	V
		I <sub>OH</sub> = -2.0 mA	2.4		V
$V_{OH}$	Output High Voltage	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2		V
		Ι <sub>ΟΗ</sub> = -20 μΑ	V <sub>CC</sub> - 0.1		V
V <sub>CC</sub> = 4.5\	√ to 5.5V		·		
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	$V_{PP} = V_{CC}$		10	μΑ
	) (1) Ota	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
I <sub>SB</sub>	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB2}$ (TTL), $\overline{CE}$ = 2.0 to $V_{CC}$ + 0.5V		1	mA
I <sub>cc</sub>	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		30	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

Notes: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$  and removed simultaneously with or after  $V_{PP}$ 

2.  $V_{PP}$  may be connected directly to  $V_{CC}$ , except during programming. The supply current would then be the sum of  $I_{CC}$  and  $I_{PP}$ 






## 9. AC Characteristics for Read Operation

 $V_{CC} = 2.7V$  to 3.6V and 4.5V to 5.5V

			AT27BV040-12		
Symbol	Parameter	Condition	Min	Max	Units
t <sub>ACC</sub> (3)	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		120	ns
t <sub>CE</sub> <sup>(2)</sup>	CE to Output Delay	OE = V <sub>IL</sub>		120	ns
t <sub>OE</sub> <sup>(2)(3)</sup>	OE to Output Delay	CE = V <sub>IL</sub>		50	ns
t <sub>DF</sub> <sup>(4)(5)</sup>	OE or CE High to Output Float, Whichever Occurred First			40	ns
t <sub>OH</sub>	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ , Whichever Occurred First		0		ns


# 10. AC Waveforms for Read Operation<sup>(1)</sup>




Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.

- 2.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{CE}}$   $t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{CE}}$ .
- 3.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}$   $t_{\text{OE}}$  after the address is valid without impact on  $t_{\text{ACC}}$ .
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.

## 11. Input Test Waveforms and Measurement Levels



# 12. Output Test Load



## 13. Pin Capacitance


 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$ 

Symbol	Тур	Max	Units	Conditions
C <sub>IN</sub>	4	8	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.



# 14. Programming Waveforms<sup>(1)</sup>



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{\rm IL}$  and 2.0V for  $V_{\rm IH}$ .
  - 2.  $t_{\text{OE}}$  and  $t_{\text{DFP}}$  are characteristics of the device but must be accommodated by the programmer.
  - 3. When programming the AT27BV040 a 0.1  $\mu F$  capacitor is required across  $V_{PP}$  and ground to suppress spurious voltage transients.

## 15. DC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C, \ V_{CC} = 6.5 \pm 0.25V, \ V_{PP} = 13.0 \pm 0.25V$ 

				Limits		
Symbol	Parameter	<b>Test Conditions</b>	Min	Max	Units	
I <sub>LI</sub>	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ	
$V_{IL}$	Input Low Level		-0.6	0.8	V	
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 0.7	V	
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V	
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V	
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)			40	mA	
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	CE = V <sub>IL</sub>		20	mA	
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	V	

## 16. AC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C, V_{CC} = 6.5 \pm 0.25V, V_{PP} = 13.0 \pm 0.25V$ 

			Lir	nits	
Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min	Max	Units
t <sub>AS</sub>	Address Setup Time		2		μs
t <sub>OES</sub>	OE Setup Time	Janua Diag and Fall Times	2		μs
t <sub>DS</sub>	Data Setup Time	Input Rise and Fall Times: (10% to 90%) 20 ns	2		μs
t <sub>AH</sub>	Address Hold Time	(	0		μs
t <sub>DH</sub>	Data Hold Time	Input Pulse Levels:	2		μs
t <sub>DFP</sub>	OE High to Output Float Delay <sup>(2)</sup>	0.45V to 2.4V	0	130	ns
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time	Input Timing Reference Level:	2		μs
t <sub>vcs</sub>	V <sub>CC</sub> Setup Time	0.8V to 2.0V	2		μs
t <sub>PW</sub>	CE Program Pulse Width <sup>(3)</sup>	Output Timing Reference Level:	95	105	μs
t <sub>OE</sub>	Data Valid from $\overline{OE}^{(2)}$	0.8V to 2.0V		150	ns
t <sub>PRT</sub>	V <sub>PP</sub> Pulse Rise Time During Programming		50		ns

Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ 

3. Program Pulse width tolerance is 100  $\mu$ sec  $\pm$  5%.

# 17. Atmel's AT27BV040 Integrated Product Identification Code<sup>(1)</sup>

		Pins					Hex			
Codes	A0	07	06	<b>O</b> 5	04	О3	O2	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	0	1	1	0B

Note: 1. The AT27BV040 has the same Product Identification Code as the AT27C040. Both are programming compatible.




<sup>2.</sup> This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.



#### 18. Rapid Programming Algorithm

A 100  $\mu$ s  $\overline{\text{CE}}$  pulse width is used to program. The address is set to the first location.  $V_{\text{CC}}$  is raised to 6.5V and  $V_{\text{PP}}$  is raised to 13.0V. Each address is first programmed with one 100  $\mu$ s  $\overline{\text{CE}}$  pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100  $\mu$ s pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked.  $V_{\text{PP}}$  is then lowered to 5.0V and  $V_{\text{CC}}$  to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



# 19. Ordering Information

#### 19.1 Standard Package

t <sub>ACC</sub>	I <sub>CC</sub> (mA) $V_{CC} = 3.6V$ Active Standby				
(ns)			Ordering Code	Package	Operation Range
120	8	0.02	AT27BV040-12JI	32J	Industrial
			AT27BV040-12TI	32T	(-40°C to 85°C)
			AT27BV040-12VI	32V <sup>(1)</sup>	

Note:

Not recommended for new designs. Use Green package option.

## 19.2 Green Package (Pb/Halide-free/RoHS Compliant)

t <sub>ACC</sub>	I <sub>CC</sub> (mA) V <sub>CC</sub> = 3.6V  Active Standby				
(ns)			Ordering Code	Package	Operation Range
120	8	0.02	AT27BV040-12JU	32J	Industrial
			AT27BV040-12TU	32T	(-40°C to 85°C)

Note: 1. The 32-lead VSOP package is not recommended for new designs.


Package Type		
32-Lead, Plastic J-Leaded Chip Carrier (PLCC)		
32-Lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)		
32V	32-Lead, Plastic Thin Small Outline Package (TSOP) (8 x 14 mm)	





# 20. Packaging Information

#### **32J - PLCC** 20.1



Notes:

- 1. This package conforms to JEDEC reference MS-016, Variation AE.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.


SYMBOL	MIN	NOM	MAX	NOTE
Α	3.175	_	3.556	
A1	1.524	_	2.413	
A2	0.381	_	_	
D	12.319	_	12.573	
D1	11.354	_	11.506	Note 2
D2	9.906	_	10.922	
Е	14.859	_	15.113	
E1	13.894	_	14.046	Note 2
E2	12.471	_	13.487	
В	0.660	_	0.813	
B1	0.330	_	0.533	
е	1.270 TYP			

10/04/01

IIILE	
32J, 32-lead, Plastic J-leaded Chip Carrier (PLC	CC)

RAWING NO.	REV.
32.1	l <sub>R</sub>

#### 20.2 32T - TSOP



Notes:

- 1. This package conforms to JEDEC reference MO-142, Variation BD.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	19.80	20.00	20.20	
D1	18.30	18.40	18.50	Note 2
E	7.90	8.00	8.10	Note 2
L	0.50	0.60	0.70	
L1	0.25 BASIC			
b	0.17	0.22	0.27	
С	0.10	_	0.21	
е	0.50 BASIC			


10/18/01

 	TITLE	DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	<b>32T</b> , 32-lead (8 x 20 mm Package) Plastic Thin Small Outline Package, Type I (TSOP)	32T	В





#### 20.3 32V - VSOP



Notes:

- 1. This package conforms to JEDEC reference MO-142, Variation BA.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

	`			
SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	13.80	14.00	14.20	
D1	12.30	12.40	12.50	Note 2
E	7.90	8.00	8.10	Note 2
L	0.50	0.60	0.70	
L1	0.25 BASIC			
b	0.17	0.22	0.27	
С	0.10	_	0.21	
е	0.50 BASIC			
b c	0.17 0.10	0.22	0.27	

10/18/01

		DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	<b>32V</b> , 32-lead (8 x 14 mm Package) Plastic Thin Small Outline Package, Type I (VSOP)	32V	В