Features

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 (0,0) and 3 (1,1)
- Data Sheet Describes Mode 0 Operation
- Low-voltage and Standard-voltage Operation
 - $-1.8 (V_{cc} = 1.8V \text{ to } 5.5V)$
- 20 MHz Clock Rate (5V)
- 64-byte Page Mode and Byte Write Operation
- Block Write Protection
 - Protect 1/4, 1/2, or Entire Array
- Write Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software Data Protection
- Self-timed Write Cycle (5 ms Max)
- · High-reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: >100 Years
- 8-lead PDIP, 8-lead EIAJ SOIC, 8-lead JEDEC SOIC, 8-lead TSSOP,
 8-ball dBGA2 and 8-lead Ultra Thin Mini MAP Packages
- Lead-free/Halogen-free
- Available in Automotive
- Die Sales: Wafer Form, Waffle Pack, and Bumped Die

Description

The AT25128B/256B provides 131,072/262,144 bits of serial electrically-erasable programmable read only memory (EEPROM) organized as 16,384/32,768 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space saving 8-lead PDIP, 8-lead EIAJ SOIC, 8-lead JEDEC SOIC, 8-lead TSSOP, 8-ball dBGA2 and 8-lead SAP packages. In addition, the entire family is available in 1.8V (1.8V to 5.5V).

The AT25128B/256B is enabled through the Chip Select pin (\overline{CS}) and accessed via a 3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate Erase cycle is required before Write.



SPI Serial EEPROMS

128K (16,384 x 8)

256K (32,768 x 8)

AT25128B AT25256B

Preliminary





Figure 1. Pin Configurations




Table 1. Pin Configurations

Pin	Function
CS	Chip Select
SCK	Serial Data Clock
SI	Serial Data Input
SO	Serial Data Output
GND	Ground
V _{cc}	Power Supply
WP	Write Protect
HOLD	Suspends Serial Input
NC	No Connect

Block Write protection is enabled by programming the status register with top $\frac{1}{2}$, top $\frac{1}{2}$ or entire array of write protection. Separate Program Enable and Program Disable instructions are provided for additional data protection. Hardware data protection is provided via the $\overline{\text{WP}}$ pin to protect against inadvertent write attempts to the status register. The $\overline{\text{HOLD}}$ pin may be used to suspend any serial communication without resetting the serial sequence.

1. Absolute Maximum Ratings*

Operating Temperature55°C to +125°C
Storage Temperature65°C to + 150°C
Voltage on Any Pin with Respect to Ground1.0 V +7.0V
Maximum Operating Voltage6.25V
DC Output Current5.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended

periods may affect device reliability.

Figure 2. Block Diagram




Table 2. Pin Capacitance (1)

Applicable over recommended operating range from $T_A = 25$ °C, f = 1.0 MHz, $V_{CC} = +5.0$ V (unless otherwise noted)

Symbol	Test Conditions	Max	Units	Conditions
C _{OUT}	Output Capacitance (SO)	8	pF	$V_{OUT} = 0V$
C _{IN}	Input Capacitance (CS, SCK, SI, WP, HOLD)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.





Table 3. DC Characteristics

Applicable over recommended operating range from $T_A = -40^{\circ}\text{C}$ to +85°C, $V_{cc} = +1.8\text{V}$ to +5.5V, $V_{cc} = +1.8\text{V}$ to +5.5V(unless otherwise noted)

Symbol	Parameter	Test Co	nditions	Min	Тур	Max	Units
V _{CC1}	Supply Voltage			1.8		5.5	V
V _{CC2}	Supply Voltage			2.5		5.5	V
V _{CC3}	Supply Voltage			4.5		5.5	V
I _{CC1}	Supply Current	V _{cc} = 5.0V at 20 M Read	Hz, SO = Open,		9.0	10.0	mA
I _{CC2}	Supply Current	V _{cc} = 5.0V at 10 M Read, Write	Hz, SO = Open,		5.0	7.0	mA
I _{CC3}	Supply Current	V _{cc} = 5.0V at 1 MH Read, Write		2.2	3.5	mA	
I _{SB1}	Standby Current	$V_{cc} = 1.8V, \overline{CS} = V$	$V_{cc} = 1.8V, \overline{CS} = V_{cc}$		0.2	3.0	μΑ
I _{SB2}	Standby Current	$V_{cc} = 2.7V, \overline{CS} = V$	$V_{cc} = 2.7V, \overline{CS} = V_{cc}$		0.5	3.0	μΑ
I _{SB3}	Standby Current	$V_{cc} = 5.0V, \overline{CS} = V$	$V_{cc} = 5.0V, \overline{CS} = V_{cc}$		2.0	5.0	μΑ
I	Input Current	$V_{IN} = 0V \text{ to } V_{CC}$		-3.0		3.0	μΑ
I _{OL}	Output Leakage	$V_{IN} = 0V \text{ to } V_{CC}, T_{AC}$	= 0°C to 70°C	-3.0		3.0	μΑ
V _{IL} (1)	Input Low-voltage			-1.0		V _{cc} x 0.3	V
V _{IH} (1)	Input High-voltage					V _{cc} + 0.5	V
V _{OL1}	Output Low-voltage	3.6 ≤ V _{cc} ≤ 5.5V	I _{oL} = 3.0 mA			0.4	V
V _{OH1}	Output High-voltage	0.0 = v _{cc} = 0.0 v	I _{OH} = −1.6 mA	V _{cc} -0.8			V
V _{OL2}	Output Low-voltage	1.8V ≤ V _{cc} ≤ 3.6V	I _{oL} = 0.15 mA			0.2	V
V _{OH2}	Output High-voltage	1.00 = V _{CC} = 3.00	I _{OH} = -100 μA	V _{cc} -0.2			V

 $\textbf{Note:} \hspace{0.5cm} \textbf{1.} \hspace{0.5cm} \textbf{V}_{_{\text{IL}}} \hspace{0.1cm} \text{min and } \textbf{V}_{_{\text{IH}}} \hspace{0.1cm} \text{max are reference only and are not tested.}$

Table 4. AC Characteristics

Applicable over recommended operating range from $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{cc} = \text{As Specified}$, CL = 1 TTL Gate and 30 pF *(unless otherwise noted)*

Symbol	Parameter	Voltage	Min	Max	Units
f _{SCK}	SCK Clock Frequency	4.5-5.5 2.5-5.5 1.8-5.5	0 0 0	20 10 5	MHz
t _{RI}	Input Rise Time	4.5-5.5 2.5-5.5 1.8-5.5		2 2 2	μs
t _{FI}	Input Fall Time	4.5-5.5 2.5-5.5 1.8-5.5		2 2 2	μs
t _{wH}	SCK High Time	4.5-5.5 2.5-5.5 1.8-5.5	20 40 80		ns
t _{wL}	SCK Low Time	4.5-5.5 2.5-5.5 1.8-5.5	20 40 80		ns
t _{cs}	CS High Time	4.5-5.5 2.5-5.5 1.8-5.5	100 100 200		ns
t _{css}	CS Setup Time	4.5-5.5 2.5-5.5 1.8-5.5	100 100 200		ns
t _{CSH}	CS Hold Time	4.5-5.5 2.5-5.5 1.8-5.5	100 100 200		ns
t _{su}	Data In Setup Time	4.5-5.5 2.5-5.5 1.8-5.5	5 10 20		ns
t _H	Data In Hold Time	4.5-5.5 2.5-5.5 1.8-5.5	5 10 20		ns
t _{HD}	HOLD Setup Time	4.5-5.5 2.5-5.5 1.8-5.5	5 10 20		ns
t _{CD}	HOLD Hold Time	4.5-5.5 2.5-5.5 1.8-5.5	5 10 20		ns
t _v	Output Vaild	4.5-5.5 2.5-5.5 1.8-5.5	0 0 0	20 40 80	ns
t _{HO}	Output Hold Time	4.5-5.5 2.5-5.5 1.8-5.5	0 0 0		ns
t _{LZ}	HOLD to Output Low Z	4.5-5.5 2.5-5.5 1.8-5.5	0 0 0	25 50 100	ns





Symbol	Parameter	Voltage	Min	Max	Units
t _{HZ}	HOLD to Output High Z	4.5-5.5 2.5-5.5 1.8-5.5		25 50 100	ns
t _{DIS}	Output Disable Time	4.5-5.5 2.5-5.5 1.8-5.5		25 50 100	ns
t _{wc}	Write Cycle Time	4.5-5.5 2.5-5.5 1.8-5.5		5 5 5	ms
Endurance (1)	5.0V, 25°C, Page Mode		1M		Write Cycles

Note: 1. This parameter is characterized and is not 100% tested. Contact Atmel for further information.

2. Serial Interface Description

MASTER: The device that generates the serial clock.

SLAVE: Because the serial clock pin (SCK) is always an input, the AT25128B/256B always operates

as a slave.

TRANSMITTER/RECEIVER: The AT25128B/256B has separate pins designated for data transmission (SO) and

reception (SI).

MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.

SERIAL OP-CODE: After the device is selected with \overline{CS} going low, the first byte will be received. This byte contains

the op-code that defines the operations to be performed.

INVALID OP-CODE: If an invalid op-code is received, no data will be shifted into the AT25128B/256B, and the

serial output pin (SO) will remain in a high impedance state until the falling edge of CS is

detected again. This will reinitialize the serial communication.

CHIP SELECT: The AT25128B/256B is selected when the \overline{CS} pin is low. When the device is not selected, data

will not be accepted via the SI pin, and the serial output pin (SO) will remain in a high

impedance state.

HOLD: The \overline{HOLD} pin is used in conjunction with the \overline{CS} pin to select the AT25128B/256B. When the

device is selected and a serial sequence is underway, \overline{HOLD} can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the \overline{HOLD} pin must be brought low while the SCK pin is low. To resume serial communication, the \overline{HOLD} pin is brought high while the SCK pin is low (SCK may still toggle during \overline{HOLD}). Inputs


to the SI pin will be ignored while the SO pin is in the high impedance state.

WRITE PROTECT: The write protect pin (WP) will allow normal read/write operations when held high. When the

 $\overline{\text{WP}}$ pin is brought low and WPEN bit is "1", all write operations to the status register are inhibited. $\overline{\text{WP}}$ going low while $\overline{\text{CS}}$ is still low will interrupt a write to the status register. If the internal write cycle has already been initiated, $\overline{\text{WP}}$ going low will have no effect on any write operation to the status register. The $\overline{\text{WP}}$ pin function is blocked when the WPEN bit in the status register is "0". This will allow the user to install the AT25128B/256B in a system with the $\overline{\text{WP}}$ pin tied to ground and still be able to write to the status register. All $\overline{\text{WP}}$ pin functions are

enabled when the WPEN bit is set to "1".

Figure 3. SPI Serial Interface







3. Functional Description

The AT25128B/256B is designed to interface directly with the synchronous serial peripheral interface (SPI) of the 6800 type series of microcontrollers.

The AT25128B/256B utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Figure 6. All instructions, addresses, and data are transferred with the MSB first and start with a high-to-low $\overline{\text{CS}}$ transition.

Table 5. Instruction Set for the AT25128B/256B

Instruction Name	Instruction Format	Operation
WREN	0000 X110	Set Write Enable Latch
WRDI	0000 X100	Reset Write Enable Register
RDSR	0000 X101	Read Status Register
WRSR	0000 X001	Write Status Register
READ	0000 X011	Read Data from Memory Array
WRITE	0000 X 010	Write Data to Memory Array

WRITE ENABLE (WREN): The device will power-up in the write disable state when V_{cc} is applied. All programming instructions must therefore be preceded by a Write Enable instruction.

WRITE DISABLE (WRDI): To protect the device against inadvertent writes, the Write Disable instruction disables all programming modes. The WRDI instruction is independent of the status of the \overline{WP} pin.

READ STATUS REGISTER (RDSR): The Read Status Register instruction provides access to the status register. The Ready/Busy and Write Enable status of the device can be determined by the RDSR instruction. Similarly, the Block Write Protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction.

Table 6. Status Register Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN	Х	Х	X	BP1	BP0	WEN	RDY

Table 7. Read Status Register Bit Definition

Bit	Definition		
Bit 0 (RDY)	Bit $0 = "0" (\overline{RDY})$ indicates the device is ready. Bit $0 = "1"$ indicates the write cycle is in progress.		
Bit 1 (WEN)	Bit 1 = 0 indicates the device is not write enabled. Bit 1 = "1" indicates the device is write enabled.		
Bit 2 (BP0)	See Table 8 on page 9.		
Bit 3 (BP1)	See Table 8 on page 9.		
Bits 4 – 6 are 0s when device is not an internal write cycle.			
Bit 7 (WPEN)	See Table 9 on page 9.		
Bits 0 – 7 are "1"s during	g an internal write cycle.		

8

WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select one of four levels of protection. The AT25128B/256B is divided into four array segments. Top quarter (1/4), top half (1/2), or all of the memory segments can be protected. Any of the data within any selected segment will therefore be read only. The block write protection levels and corresponding status register control bits are shown in Table 8.

The three bits, BP0, BP1, and WPEN are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g. WREN, t_{w.}, RDSR).

Table 8. Block Write Protect Bits

Level	Status Register Bits		Array Addresses Protected		
20101	BP1	BP0	AT25128B	AT25256B	
0	0	0	None	None	
1 (1/4)	0	1	3000 – 3FFF	6000 – 7FFF	
2 (1/2)	1	0	2000 – 3FFF	4000 – 7FFF	
3 (All)	1	1	0000 – 3FFF	0000 – 7FFF	

The WRSR instruction also allows the user to enable or disable the write protect (\overline{WP}) pin through the use of the write protect enable (WPEN) bit. Hardware write protection is enabled when the \overline{WP} pin is low and the WPEN bit is "1". Hardware write protection is disabled when either the \overline{WP} pin is high or the WPEN bit is "0". When the device is hardware write protected, writes to the Status Register, including the Block Protect bits and the WPEN bit, and the blockprotected sections in the memory array are disabled. Writes are only allowed to sections of the memory which are not block-protected.

NOTE: When the WPEN bit is hardware write protected, it cannot be changed back to "0", as long as the WP pin is held low.

Table 9. WPEN Operation

WPEN	WP	WEN	Protected Blocks	Unprotected Blocks	Status Register
0	Х	0	Protected	Protected	Protected
0	Х	1	Protected	Writable	Writable
1	Low	0	Protected	Protected	Protected
1	Low	1	Protected	Writable	Protected
Х	High	0	Protected	Protected	Protected
Х	High	1	Protected	Writable	Writable

READ SEQUENCE (READ): Reading the AT25128B/256B via the SO pin requires the following sequence. After the $\overline{\text{CS}}$ line is pulled low to select a device, the Read op-code is transmitted via the SI line followed by the byte address to be read (Table 10 on page 10). Upon completion, any data on the SI line will be ignored. The data (D7 - D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the $\overline{\text{CS}}$ line should be driven high after the data comes out. The read sequence can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address allowing the entire memory to be read in one continuous read cycle.

WRITE SEQUENCE (WRITE): In order to program the AT25128B/256B, two separate instructions must be executed. First, the device *must* be write enabled via the Write Enable (WREN) Instruction. Then a Write instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the Block Write Protection Level. During an internal write cycle, all commands will be ignored except the RDSR instruction.





A Write Instruction requires the following sequence. After the \overline{CS} line is pulled low to select the device, the Write opcode is transmitted via the SI line followed by the byte address and the data (D7 - D0) to be programmed (Table 10). Programming will start after the \overline{CS} pin is brought high. (The Low-to-High transition of the \overline{CS} pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data bit.

The Ready/Busy status of the device can be determined by initiating a Read Status Register (RDSR) Instruction. If Bit 0 = 1, the Write cycle is still in progress. If Bit 0 = 0, the Write cycle has ended. Only the Read Status Register instruction is enabled during the Write programming cycle.

The AT25128B/256B is capable of a 64-byte Page Write operation. After each byte of data is received, the six low order address bits are internally incremented by one; the high order bits of the address will remain constant. If more than 64 bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten. The AT25128B/256B is automatically returned to the write disable state at the completion of a Write cycle.


NOTE: If the device is not write enabled (WREN), the device will ignore the Write instruction and will return to the standby state, when \overline{CS} is brought high. A new \overline{CS} falling edge is required to re-initiate the serial communication.


Table 10. Address Key

Address	AT25128B	AT25256B
A _N	A ₁₃ - A ₀	$A_{14} - A_{0}$
Don't Care Bits	A ₁₅ - A ₁₄	A ₁₅

4. Timing Diagram (for SPI Mode 0 (0,0)


Figure 4. Synchronous Data Timing


















AT25128B/256B [Preliminary]

Figure 11. HOLD Timing







5. Package Ordering Information

AT25128B Ordering Information

Table 11. AT25128B Ordering Information

Ordering Code	Package	Voltage Range	Operation Range
AT25128B-PU ⁽¹⁾ AT25128BN-SU ⁽¹⁾ AT25128BW-SU ⁽¹⁾ AT25128B-TU ⁽¹⁾ AT25128BU2-UU ⁽¹⁾ AT25128BY6-YH ⁽¹⁾	8P3 8S1 8S2 8A2 8U2-1 8Y6	1.8 1.8 1.8 1.8 1.8 1.8	Lead-free/Halogen-free/ Industrial Temperature (−40°C to 85°C)
AT25128B-W-11 ⁽²⁾	Die Sale	1.8	Industrial Temperature (-40°C to 85°C)

Notes: 1. "U" designates Green package + RoHS compliant.

2. Available in waffle pack and wafer form; order as SL788 for wafer form. Bumped die available upon request. Please Contact Serial Interface Marketing.

	Package Type
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC)
8U2-1	8-ball, die Ball Grid Array Package (dBGA2)
8A2	8-lead, 4.40 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)
8Y6	8-lead, 2.00 mm x 3.00 mm Body, 0.50 mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (DFN), (MLP 2x3mm)

AT25256B Ordering Information

Table 12. AT25256B Ordering information

Ordering Code	Package	Voltage Range	Operation Range
AT25256B-PU ⁽¹⁾ AT25256BN-SU ⁽¹⁾ AT25256BW-SU ⁽¹⁾ AT25256B-TU ⁽¹⁾ AT25256BU2-UU ⁽¹⁾ AT25256BY6-YH ⁽¹⁾	8P3 8S1 8S2 8A2 8U2-1 8Y6	1.8 1.8 1.8 1.8 1.8 1.8	Lead-free/Halogen-free/ Industrial Temperature (−40°C to 85°C)
AT25256B-W-11 ⁽²⁾	Die Sale	1.8	Industrial Temperature (-40°C to 85°C)

- Notes: 1. "U" designates Green package + RoHS compliant.
 - 2. Available in waffle pack and wafer form; order as SL788 for wafer form. Bumped die available upon request. Please contact Serial Interface Marketing.

	Package Type
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC)
8U2-1	8-ball, die Ball Grid Array Package (dBGA2)
8A2	8-lead, 4.40 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)
8Y6	8-lead, 2.00 mm x 3.00 mm Body, 0.50 mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (DFN), (MLP 2x3mm)





AT25128B Part Markings

AT25128BU2-UU-T 8U2-1 dBGA2

```
TOP MARK
|---|---|
 5 D B U
|---|---|
 {\tt P} \quad {\tt Y} \quad {\tt M} \quad {\tt X} \quad {\tt X}
|---|---|
 * <-- Pin 1 Indicator
   P = Country of Origin
   Y = One Digit Year Code
   M = One Digit Month Code
   XX = TRACE CODE (ATMEL LOT
        NUMBERS TO CORRESPOND
        WITH TRACE CODE LOG BOOK)
         (e.g. XX = AA, AB...YZ, ZZ)
Y = ONE DIGIT YEAR CODE
  4: 2004 7: 2007
  5: 2005
           8: 2008
  6: 2006 9: 2009
M = SEAL MONTH (USE ALPHA DESIGNATOR A-L)
A = JANUARY
B = FEBRUARY
 . . . . . . . . .
J = OCTOBER
K = NOVEMBER
L = DECEMBER
```

AT25128BY6-YH-T 8Y6 Ultra Thin Mini-MAP

TOP MARK

AT25128B-PU 8P3 PDIP

1: 2011 3: 2015

```
Seal Year
TOP MARK
            | Seal Week
            |---|---|---|
A T M L U Y W W
|---|---|---|
5 D B 1
|---|---|---|
 * Lot Number
|---|---|---|
Pin 1 Indicator (Dot)
```

```
WW = SEAL WEEK WW = SEAL WEEK
Y = SEAL YEAR
                   02 = Week 2 02 = Week 2
8: 2008 2: 2012
                   04 = Week 4 04 = Week 4
9: 2009 3: 2013
0: 2010 4: 2014
                    :: : :::: : :: : :::: :
1: 2011 5: 2015
                   52 = Week 52 :: : ::: ::
 50 = Week 50
 52 = Week 52
```

@ = Country of Assembly No Bottom Mark





AT25128BN-SU-T/B 8S1 JEDEC SOIC AT25128BW-SU-T/B 8S2 EIAJ SOIC

```
Seal Year
TOP MARK
                 Seal Week
                |---|---|---|
 A T M L H Y W W
|---|---|---|
5 D B 1
|---|---|---|
  * Lot Number
|---|---|---|
Pin 1 Indicator (Dot)
               WW = SEAL WEEK WW = SEAL WEEK
Y = SEAL YEAR
               02 = Week 2 02 = Week 2
8: 2008 2: 2012
9: 2009 3: 2013
                04 = Week 4 04 = Week 4
0: 2010 4: 2014
                :: : :::: : :: : :::: :
                52 = Week 52 :: : :::: ::
1: 2011 5: 2015
 50 = Week 50
 52 = Week 52
```

@ = Country of Assembly
No Bottom Mark

AT25128B-TU-T/B 8A2 TSSOP

TOP MARK

@ = Country of Assembly
No Bottom Mark

AT25256B Part Markings

AT25256BU2-UU-T 8U2-1 dBGA2





AT25256BY6-YH-T 8Y6 Ultra Thin Mini-MAP

```
TOP MARK
|---|
 5 E B
|---|---|
|---|---|
 Y X X
|---|---|
Pin 1 Indicator (Dot)
Y = YEAR OF ASSEMBLY
   XX = TRACE CODE (ATMEL LOT
        NUMBERS TO CORRESPOND
        WITH TRACE CODE LOG BOOK)
        (e.g. XX = AA, AB...YZ, ZZ)
Y = SEAL YEAR
8: 2008 0: 2012
9: 2007
        1: 2013
0: 2010 2: 2014
1: 2011
        3: 2015
```

AT25256B-PU 8P3 PDIP

```
Seal Year
TOP MARK
                | Seal Week
|---|---|---|
 |---|---|---|
 5 E B 1
|---|---|---|
  * Lot Number
|---|---|---|
Pin 1 Indicator (Dot)
Y = SEAL YEAR
                WW = SEAL WEEK WW = SEAL WEEK
8: 2008 2: 2012
                02 = Week 2 02 = Week 2
9: 2009 3: 2013
                 04 = Week \ 4 \ 04 = Week \ 4
0: 2010 4: 2014
                 :: : :::: : :: : :::: :
1: 2011 5: 2015
                  52 = Week 52 :: ::::: ::
 50 = Week 50
 52 = Week 52
@ = Country of Assembly
        No Bottom Mark
```

AT25256BN-SU-T/B 8S1 JEDEC SOIC AT25256BW-SU-T/B 8S2 EIAJ SOIC

```
Seal Year
TOP MARK
               Seal Week
               |---|---|---|
A T M L H Y W W
|---|---|---|
5 E B 1
|---|---|---|
  * Lot Number
|---|---|---|
Pin 1 Indicator (Dot)
             WW = SEAL WEEK WW = SEAL WEEK
Y = SEAL YEAR
8: 2008 2: 2012
9: 2009 3: 2013
```

@ = Country of Assembly
No Bottom Mark

AT25256B-TU-T/B 8A2 TSSOP

TOP MARK

@ = Country of Assembly
No Bottom Mark






6. **Packaging Information**

8P3 - PDIP

Figure 12. 8P3 - PDIP



b3

4 PLCS

1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA, for additional information.

Ε

E1

е

eΑ

0.300

0.240

0.115

0.310

0.250

0.100 BSC

0.300 BSC

0.130

0.325

0.280

0.150

4

3

4

- Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.
 D, D1 and E1 dimensions do not include mold Flash or protusions. Mold Flash or protrusions shall not exceed 0.010 inch.
- 4. E and eA measured with the leads constained to be perpendicular to datum.
- 5. Pointed or rounded lead tips are preferred to ease insertion.

Side View


6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not • exceed 0.010 (0.25 mm).

01/09/02

2325 Orchard Parkway	TITLE	DRAWING NO.	REV.
San Jose CA 95131	8P3, 8-lead, 0.300" Wide Body, Plastic Dual In-line Package (PDIP)	8P3	В

8S1 - JEDEC SOIC


Figure 13. 8S1 – JEDEC SOIC



Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.

3/17/05

8°




0°





8S2 - EIAJ SOIC

Figure 14. 8S2 - EIAJ SOIC




- Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information.
 - 2. Mismatch of the upper and lower dies and resin burrs aren't included.
 - 3. It is recommended that upper and bwer cavities be equal. If they are different, the larger dimension shall be regarded.
 - 4. Determines the true geometric position.
 - 5. Values b,C apply to plated terminal. The standard thickness of the plating layer shall measure between 0.007 to .021 mm.

04/07/06

2325 Orchard Parkway	TITLE	DRAWING NO.	REV.
San Jose, CA 95131	8S2, 8-lead, 0.209" Body, Plastic Small Outline Package (EIAJ)	8S2	D

8U2-1 - dBGA2



1. Dimension 'b' is measured at the maxi mum solder ball diameter.

This drawing is for general information only.

3.73 BSC	
0.75 BSC	
0.74 REF	
0.75 BSC	
0.80 REF	

DRAWING NO. TITLE REV. 1150 E. Cheyenne Mtn. Blvd. 8U2-1, 8-ball, 2.35 x 3.73 mm Body, 0.75 mm pitch, Small Die Ball Grid Array Package (dBGA2) PO8U2-1 Colorado Springs, CO 80906 Α




06/24/03





8A2 - TSSOP

Figure 16. 8A2 – TSSOP



Top View





End View

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
D	2.90	3.00	3.10	2, 5
Е	6.40 BSC			
E1	4.30	4.40	4.50	3, 5
Α	_	_	1.20	
A2	0.80	1.00	1.05	
b	0.19	_	0.30	4
е	0.65 BSC			
L	0.45	0.60	0.75	
L1	1.00 RE3			

Notes:


- 1. This drawing is for general information only. Refer to JEDEC D rawing MO-153, Variation AA, for proper dimension s, tolerances, datums, etc.
- 2. Dimension D does not include mold Flash, prot rusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006 in) per sid e.
- 3. Dimension E1 does not include inter-lead Flash or prot rusions. Inter-lead Flash and prot rusions shall not exceed 0.25 mm (0.010 in) per sid e.
- 4. Dimension b does not include Dambar prot rusion. Allowable Dambar prot rusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the I ower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm.
- 5. Dimension D and E1 to be determined at Datum Plane H.

10/29/08



8Y6 - Ultra Thin Mini-MAP

Figure 17. 8Y6 - Ultra Thin Mini-MAP





8Y6, 8-lead, 2.0x3.0 mm Body, 0.50 mm Pitch, UltraThin Mini-MAP, Dual No Lead Package (Sawn)(UDFN)

	GPC	DRAWING NO.	REV.
۱,	YNZ	8Y6	Е





7. Revision History

Doc. Rev.	Date	Comments
8593A	01/2009	Initial document release.