Matched Monolithic Dual Transistor

MAT01

FEATURES

Low V_{OS} (V_{BE} Match): 40 μV typ, 100 μV max
Low TCV_{OS}: 0.5 μV/°C max
High h_{FE}: 500 min
Excellent h_{FE} Linearity from 10 nA to 10 mA
Low Noise Voltage: 0.23 μV p-p—0.1 Hz to 10 Hz
High Breakdown: 45 V min

PIN CONNECTION

TO-78
(H Suffix)



NOTE: Substrate is connected to case.

PRODUCT DESCRIPTION

The MAT01 is a monolithic dual NPN transistor. An exclusive Silicon Nitride "Triple-Passivation" process provides excellent stability of critical parameters over both temperature and time. Matching characteristics include offset voltage of 40 μV, temperature drift of 0.15 μV/°C, and h_{FE} matching of 0.7%. Very high h_{FE} is provided over a six decade range of collector current, including an exceptional h_{FE} of 590 at a collector current of only 10 nA. The high gain at low collector current makes the MAT01 ideal for use in low power, low level input stages.

BURN-IN CIRCUIT



REV. B

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703

MAT01–SPECIFICATIONS

ELECTRICAL CHARACTERISTICS (@ V_{CB} = 15 V, I_C = 10 μA, T_A = 25°C, unless otherwise noted.)

Parameter	Symbol	Conditions	MAT01AH Min	MAT01AH Typ	MAT01AH Max	MAT01GH Min	MAT01GH Typ	MAT01GH Min	Unit
Breakdown Voltage	BV_{CEO}	I_C = 100 μA	45			45			V
Offset Voltage	V_{OS}			0.04	0.1		0.10	0.5	mV
Offset Voltage Stability									
First Month	V_{OS}/Time	(Note 1)		2.0			2.0		μV/Mo
Long Term		(Note 2)		0.2			0.2		μV/Mo
Offset Current	I_{OS}			0.1	0.6		0.2	3.2	nA
Bias Current	I_B			13	20		18	40	nA
Current Gain	h_{FE}	I_C = 10 nA		590			430		
		I_C = 10 μA	500	770		250	560		
		I_C = 10 mA		840			610		
Current Gain Match	Δh_{FE}	I_C = 10 μA		0.7	3.0		1.0	8.0	%
		100 nA ≤ I_C ≤ 10 mA		0.8			1.2		%
Low Frequency Noise Voltage	e_n p-p	0.1 Hz to 10 Hz[3]		0.23	0.4		0.23	0.4	μV p-p
Broadband Noise Voltage	e_n rms	1 Hz to 10 kHz		0.60			0.60		μV rms
Noise Voltage Density	e_n	f_O = 10 Hz[3]		7.0	9.0		7.0	9.0	nV/√Hz
		f_O = 100 Hz[3]		6.1	7.6		6.1	7.6	nV/√Hz
		f_O = 1000 Hz[3]		6.0	7.5		6.0	7.5	nV/√Hz
Offset Voltage Change	$\Delta V_{OS}/\Delta V_{CB}$	0 ≤ V_{CB} ≤ 30 V		0.5	3.0		0.8	8.0	μV/V
Offset Current Change	$\Delta I_{OS}/\Delta V_{CB}$	0 ≤ V_{CB} ≤ 30 V		2	15		3	70	pA/V
Collector-Base Leakage Current	I_{CBO}	V_{CB} = 30 V, I_E = 0[4]		15	50		25	200	pA
Collector-Emitter Leakage Current	I_{CES}	V_{CE} = 30 V, V_{BE} = 0[4,5]		50	200		90	400	pA
Collector-Collector Leakage Current	I_{CC}	V_{CC} = 30 V[5]		20	200		30	400	pA
Collector Saturation Voltage	$V_{CE(SAT)}$	I_B = 0.1 mA, I_C = 1 mA		0.12	0.20		0.12	0.25	V
		I_B = 1 mA, I_C = 10 mA		0.8			0.8		V
Gain-Bandwidth Product	f_T	V_{CE} = 10 V, I_C = 10 mA		450			450		MHz
Output Capacitance	C_{OB}	V_{CB} = 15 V, I_E = 0		2.8			2.8		pF
Collector-Collector Capacitance	C_{CC}	V_{CC} = 0		8.5			8.5		pF

ELECTRICAL CHARACTERISTICS (@ V_{CB} = 15 V, I_C = 10 μA, –55°C ≤ T_A ≤ +125°C, unless otherwise noted.)

Parameter	Symbol	Conditions	MAT01AH Min	MAT01AH Typ	MAT01AH Max	MAT01GH Min	MAT01GH Typ	MAT01GH Min	Unit
Offset Voltage	V_{OS}			0.06	0.15		0.14	0.70	mV
Average Offset Voltage Drift	TCV_{OS}	(Note 6)		0.15	0.50		0.35	1.8	μV/°C
Offset Current	I_{OS}			0.9	8.0		1.5	15.0	nA
Average Offset Current Drift	TCI_{OS}	(Note 7)		10	90		15	150	pA/°C
Bias Current	I_B			28	60		36	130	nA
Current Gain	h_{FE}		167	400		77	300		
Collector-Base Leakage Current	I_{CBO}	T_A = 125°C, V_{CB} = 30 V, I_E = 0[4]		15	80		25	200	nA
Collector-Emitter Leakage Current	I_{CES}	T_A = 125°C, V_{CE} = 30 V, V_{BE} = 0[4,6]		50	300		90	400	nA
Collector-Collector Leakage Current	I_{CC}	T_A = 125°C, V_{CC} = 30 V, (Note 6)		30	200		50	400	nA

TYPICAL ELECTRICAL CHARACTERISTICS (@ V_{CB} = 15 V and I_C = 10 μA, T_A = +25°C, unless otherwise noted.)

Parameter	Symbol	Conditions	MAT01N Typical	Unit
Average Offset Voltage Drift	TCV_{OS}		0.35	μV/°C
Average Offset Current Drift	TCI_{OS}		15	pA/°C
Collector-Emitter-Leakage Current	I_{CES}	V_{CE} = 30 V, V_{BE} = 0	90	pA
Collector-Base-Leakage Current	I_{CBO}	V_{CB} = 30 V, I_E = 0	25	pA
Gain Bandwidth Product	f_T	V_{CE} = 10 V, I_C = 10 mA	450	MHz
Offset Voltage Stability	$\Delta V_{OS}/T$	First Month (Note 1)	2.0	μV/Mo
		Long-Term (Note 2)	0.2	μV/Mo

NOTES

[1]Exclude first hour of operation to allow for stabilization.

[2]Parameter describes long-term average drift after first month of operation.

[3]Sample tested.

[4]The collector-base (I_{CBO}) and collector-emitter (I_{CES}) leakage currents may be reduced by a factor of two to ten times by connecting the substrate (package) to a potential which is lower than either collector voltage.

[5]I_{CC} and I_{CES} are guaranteed by measurement of I_{CBO}.

[6]Guaranteed by V_{OS} test $(TCV_{OS} \cong \frac{V_{OS}}{T}$ for $V_{OS} \ll V_{BE})$ $T = 298°K$ for T_A = 25°C.

[7]Guaranteed by I_{OS} test limits over temperature.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS[1]

Collector-Base Voltage (BV_{CBO})
MAT01AH, GH . . . . . 45 V
Collector-Emitter Voltage (BV_{CEO})
MAT01AH, GH . . . . . 45 V
Collector-Collector Voltage (BV_{CC})
MAT01AH, GH . . . . . 45 V
Emitter-Emitter Voltage (BV_{EE})
MAT01AH, GH . . . . . 45 V
Emitter-Base Voltage (BV_{EBO})[2] . . . . . 5 V
Collector Current (I_C) . . . . . .25 mA
Emitter Current (I_E) . . . . . 25 mA
Total Power Dissipation
Case Temperature ≤ 40°C[3] . . . . . 1.8 W
Ambient Temperature ≤ 70°C[4] . . . . . 500 mW
Operating Ambient Temperature . . . . . –55°C to +125°C
Operating Junction Temperature . . . . . –55°C to +150°C
Storage Temperature . . . . . –65°C to +150°C
Lead Temperature (Soldering, 60 sec) . . . . . 300°C
DICE Junction Temperature . . . . . –65°C to +150°C

NOTES
[1]Absolute maximum ratings apply to both DICE and packaged devices.
[2]Application of reverse bias voltages in excess of rating shown can result in degradation of h_{FE} and h_{FE} matching characteristics. Do not attempt to measure BV_{EBO} greater than the 5 V rating shown.
[3]Rating applies to applications using heat sinking to control case temperature. Derate linearity at 16.4 mW/°C for case temperatures above 40°C.
[4]Rating applies to applications not using heat sinking; device in free air only. Derate linearity at 6.3 mW/°C for ambient temperatures above 70°C.

ORDERING GUIDE[1]

Model	V_{OS} max (T_A = 25°C)	Temperature Range	Package Option
MAT01AH[2]	0.1 mV	–55°C to +125°C	TO-78
MAT01GH	0.5 mV	–55°C to +125°C	TO-78

NOTES
[1]Burn-in is available on commercial and industrial temperature range parts in TO-can packages.
[2]For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the MAT01 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TPC 1. Offset Voltage vs. Temperature



TPC 2. Offset Voltage vs. Time



TPC 3. Base-Emitter Voltage vs. Collector Current



TPC 4. Current Gain vs. Collector Current



TPC 5. Current Gain vs. Temperature



TPC 6. Saturation Voltage vs. Collector Current



TPC 7. Noise Voltage



TPC 8. Noise Current Density



TPC 9. Gain-Bandwidth vs. Collector Current

MAT01 TEST CIRCUITS



TEST	SI_A	SI_B	UNITS	
V_{OS}	X	X	V_{OUT_1}	1 volt per mV
I_{OS}	O	O	$V_{OUT_2} - V_{OUT_1}$	1 volt per nA

Figure 1. MAT01 Matching Measurement Circuit



TEST	SI_A	SI_B	S_2	S_3	READING
Noise Voltage Density (Per Transistor)	X	X	X	A	$V_{01}/\sqrt{2}$
Noise Current Density (Per Transistor)	O	O	X	A	$V_{01}/(\sqrt{2} \times 4M\Omega)$
Low Frequency Noise (Referred to Input)	X	X	O	B	$\frac{V_{02}\text{ PEAK-TO-PEAK}}{25{,}000}$

Figure 2. MAT01 Noise Measurement Circuit

APPLICATION NOTES

Application of reverse bias voltages to the emitter-base junctions in excess of ratings (5 V) may result in degradation of h_{FE} and h_{FE} matching characteristics. Circuit designs should be checked to ensure that reverse bias voltages above 5 V cannot be applied during such transient conditions as at circuit turn-on and turn-off.

Stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent realization of the predicted drift performance. Both input terminals should be maintained at the same temperature, preferably close to the temperature of the device's package.

TYPICAL APPLICATIONS



V_{REF} ≈ 7.0V
TCV_{REF} ≈ 10ppm/°C
R_O ≈ 40Ω
R_1 MAY BE ADJUSTED TO MINIMIZE TCV_{REF}. INCREASING R_1 WILL CAUSE A POSITIVE CHANGE IN TCV_{REF}.
NOTE: h_{FE} OF Q1 WILL BE REDUCED BY OPERATION OF BREAKDOWN MODE.

Figure 3. Precision Reference



Figure 4. Basic Digital Thermometer Readout in Degrees Kelvin (°K)



Figure 5. Digital Thermometer with Readout in °C

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

H-06A
6-Lead Metal Can (TO-78)



Revision History

Location	Page

Data Sheet changed from REV. A to REV. B.

Edits to FEATURES 1
Deleted WAFER TEST LIMITS 3
Deleted DICE CHARACTERISTICS 3
Edits to Table 5 7

C00282–0–2/02(B)

PRINTED IN U.S.A.