

10-Bit Integrated, Multiformat SDTV/HDTV Video Decoder, RGB Graphics Digitizer, and 2:1 Multiplexed HDMI/DVI Interface

ADV7441A

FEATURES

Multiformat decoder

Four 10-bit analog-to-digital converters (ADCs)

ADC sampling rates up to 170 MHz

Mux with 12 analog input channels

SCART fast blank sampling support

NTSC/PAL/SECAM color standards support

525p-/625p-component progressive scan formats support

720p-/1080i-/1080p-component HD formats support

Digitizes RGB graphics from VGA to UXGA rates

(up to 1600 × 1200 @ 60 Hz)

VBI data slicer (including teletext)

Analog-to-HDMI fast switching mode

Dual High-Definition Multimedia Interface (HDMI) Rx

2:1 multiplexed HDMI receiver

HDMI 1.3, DVI 1.0

225 MHz HDMI receiver

Repeater support

High-bandwidth digital content protection (HDCP 1.3)

36-bit deep color support

S/PDIF (IEC60958-compatible) digita au lic ou put

Multichann el (25 a u ; ic c u ; o t (up to see ar nels)

Adaptive eq (a) ze (c c a b) lengths up * o : 0 r , ete (

Internal EDID RAM

General

Highly flexible output interface

STDI function support standard identification

2 any-to-any 3 × 3 color-space conversion matrices

Programmable interrupt request output pins

APPLICATIONS

Advanced TVs

PDP HDTVs

LCD TVs (HDTV ready)

LCD/DLP® rear projection HDTVs

CRT HDTVs

LCoS® HDTVs

Audio/video receivers (AVR)

LCD/DLP front projectors

HDTV STBs with PVR

DVD recorders with progressive scan input support

GENERAL DESCRIPTION

The ADV7441A is a high quality multiformat video decoder and graphics digitizer with an integrated 2:1 multiplexed HDMI™ receiver.

The ADV7441A contains two main processing sections. The first section is the standard definition processor (SDP), which processes all types of PAL, NTSC, and SECAM signals. The second section is the component processor (CP), which processes YPrPb and RGB component formats, including RGB graphics. The CP also processes the video signals from the HDMI receiver. The ADV7441A can keep the HDCP link between a HDMI source and the selected HDMI port active in analog mode operation. This allows for fast switching between the analog and HDMI modes.

As a decoder, the ADV7441A can convert PAL, NTSC, and SECAM composite or S-Video signals into a digital ITU-R BT.656 format. It can also decode a component RGB or YPrPb video signal into a digital YCrCb or RGB pixel output stream. The ADV7441A supports the 525i, 625i, 525p, 625p, 720p, 1080i, 1080p, and 1250i component video standards as well as many other HD and SMPTE standards. SC 1RT and overlay functionality are enalued by the analyty of the AD 774 11A to process CVBS and standard left it in 11.GI signal simultaneously. As a graphics digitizer, the ADV7441A can digitize RGB graphics signals from VGA to UXGA rates and convert them to a digital RGB or YCrCb pixel output stream.

The ADV7441A incorporates a dual-input HDMI 1.3-compatible receiver that supports HDTV formats up to 1080p and display resolutions up to UXGA. The reception of encrypted video is possible with the inclusion of HDCP. The inclusion of adaptive equalization in the HDMI receiver ensures robust operation of the interface with cable lengths up to 30 meters. The HDMI receiver has advanced audio functionality, including a mute controller that prevents audible extraneous noise in the audio output.

To facilitate professional applications, where HDCP processing and decryption is not required, a derivative part of the ADV7441A is available. This allows users who are not HDCP adopters to purchase the ADV7441A. See the Ordering Guide for details. Fabricated using an advanced CMOS process, the ADV7441A is available in a space-saving, 144-lead, surface-mount, RoHS-compliant, plastic LQFP and is specified over the -40°C to

+85°C temperature range.



Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

reatures 1
Applications
General Description1
Revision History
Functional Block Diagram
Specifications
Electrical Characteristics
Video Specifications
Analog and HDMI Specifications7
Timing Characteristics
Timing Diagrams9
Absolute Maximum Ratings
Thermal Resistance
Package Thermal Performance
ESD Caution
Pin Configuration and Function Descriptions11
Functional Overview
Analog Front End

Standard Definition Processor Pixel Data Output Modes 14
Component Processor Pixel Data Output Modes14
Composite and S-Video Processing14
Component Video Processing
RGB Graphics Processing
General Features
Theory of Operation
Analog Front End16
HDMI Receiver16
Standard Definition Processor
Component Processor (CP)17
VBI Data Processor
Pixel Output Formatting
Register Map Architecture
Typical Connection Diagram
Recommended External Loop Filter Components 24
AD9388A/ADV7441A Evaluation Platform
Outline Dimensions 26 Ordering Guide 26

REVISION HISTORY

7/08—Rev. SpA to Rev. B

5/08—Rev. Sp0 to Rev. SpA

Changes to General Description Section	1
Change to Clamp Level (When Locked) Parameter, Table 3	7
Changes to Standard Definition Processor Pixel Data Output	:
Modes Section	. 14
Changes to Component Processor Pixel Data Output	
Modes Section	. 14
Changes to Table 8	. 18
Added Table 9	. 18
Added Table 10	. 19
Added Table 11	. 20
Added AD9388A/ADV7441A Evaluation System Section	. 25
Updated Outline Dimensions	. 26
Changes to Ordering Guide	. 26

10/07—Revision Sp0: Initial Version

FUNCTIONAL BLOCK DIAGRAM 10 P10 TO P19 100-71690 P20 TO P29 SFL/ SYNC_OUT/ INT2 P0 TO P9 HS/CS VS/FIELD DE/FIELD PIXEL Ę Ľ **₽** 5, **NATTER** ANCILLARY DATA AV CODE INSERTION 0 B Z E OFFSET ADDRESS FAST BLANK OVERLAY CONTROL ACTIVE PEAK AND HSYNC DEPTH AV CODE INSERTION CHROMA 2D COMB (0x04 MAX) LUMA 2D COMB (0x04 MAX) CTI C-DNR ANCILLARY DATA FORMATTER DIGITAL PROCESSING BLOCK COMPONENT PROCESSOR GAIN STANDARD IDENTIFICATION SYNC EXTRACT **VBI DATA PROCESSOR** CHROMA RE-SAMPLE MACROVISION® AND CGMS DETECTION LUMA RE-SAMPLE RE-SAMPLE CONTROL STANDARD DEFINITION PROCESSOR FREE RUN OUTPUT CONTROL SYNTHESIZED LLC CONTROL DIGITIAL FINE CLAMP GAIN CONTROL GAIN VBI DECODER NOISE AND CALIBRATION SYNC SOURCE AND POLARITY DETECT P 128 ► LRCLK ► SCLK ► MCLKOUT STANDARD AUTODETECTION PROGRAM DELAY GLOBAL CONTROL CHROMA FILTER LUMA COLOR SPACE CONVERTER CONT AUDIO PROCESSING FSC _COVERY E) TRACT CHROMA LU A DISITAL FINE CLAMP MACROVISION DETECTION VBI DATA RECOVERY DECIM TION AND DOWN AMPLING FIL. TRS A CHROMA DIGITAL FINE CLAMP CHA PACKET/ INFOFRAME MEMORY XUM CONVERSION 4:2:2 TO 4:4:4 PACKET PROCESSOR 6 5, ₽, 5, CONTROL AND DATA EEPROM HDCP ЯОХ MDA ቑ፟ቜቑጜቑቔ CONTROL FUGINE CONTROL HS/CS, VS НДСЬ нриі ресоре DDCB_SCL DATA RECOVERY TNEMENT EDID/REPEATER CONTROLLER DDCB_SDA ANALOG INTERFACE ADCO ADC2 ADC3 CLAMP ADC1 DDCA_SDA — SYNC PROCESSING AND CLOCK GENERATION **X**∩W DDCA_SCL CONTROL INTERFACE PC CLAMP LLC GENERATION CLAMP CLAMP SAMPLER SAMPLER 님 INPUT MATRIX **EQUALIZER** EQUALIZER XUM SOG SOY HS_IN/CS_IN VS_IN CVBS → SCL→ SDA→ ALSB-RXB_C+ RXB_2→ RXA_2→ RXA_1→ RXA_C+ RXB_0+ RXB_1→ YC AND-CVBS YPrPbė RGB.

Rev. B | Page 3 of 28

Figure 1.

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

AVDD = 1.71 V to 1.89 V, DVDD = 1.62 V to 1.98 V, DVDDIO = 2.97 V to 3.63 V, PVDD = 1.71 V to 1.89 V, TVDD = 3.135 V to 3.465 V, CVDD = 1.71 V to 1.89 V. Operating temperature range is -40°C to $+85^{\circ}\text{C}$, unless otherwise noted.

Table 1.

Parameter ¹	Symbol	Test Conditions	Min	Тур	Max	Unit
STATIC PERFORMANCE ²						
Resolution (Each ADC)	N				10	Bits
Integral Nonlinearity	INL	BSL 27 MHz (@ a 10-bit level)		-0.5/+2	-4/+6	LSB
		BSL 54 MHz (@ a 10-bit level)		-0.5/+2		LSB
		BSL 74 MHz (@ a 10-bit level)		-0.5/+1.5		LSB
		BSL 110 MHz (@ a 10-bit level)		-0.7/+2		LSB
		BSL 170 MHz (@ an 8-bit level)		-0.25/+0.5		LSB
Differential Nonlinearity	DNL	At 27 MHz (@ a 10-bit level)		-0.5/+0.5	-0.95/+2	LSB
ŕ		At 54 MHz (@ a 10-bit level)		±0.5		LSB
		At 74 MHz (@ a 10-bit level)		±0.5		LSB
		At 110 MHz (@ a 10-bit level)		±0.5		LSB
		At 170 MHz (@ an 8-bit level)		-0.25/+0.2		LSB
DIGITAL INPUTS						1
Input High Voltage ³	V _{IH}		2			٧
. · · · · · · · · · · · · · · · · · · ·		HS_IN/CS_IN, VS_IN low trigger mode	0.7			V
Input Low Voltage ³	V _{IL}				0.8	V
		I NS_IN, ->_IN, /S_IN to v trigger mode		/	VI.	V
Input Current \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		Pir 21 RESET	-600	/	+60	μΑ
VVVVV		All input pins other than Pin 21	- 10	/	+1/	μΑ
Input Capacitance ⁴	C _{IN}		וויוק	/	10	рF
DIGITAL OUTPUTS	CIIV					1
Output High Voltage ⁵	V _{OH}	I _{SOURCE} = 0.4 mA	2.4			V
Output Low Voltage ⁵	Vol	I _{SINK} = 3.2 mA	2.4		0.4	V
High Impedance Leakage Current	I _{LEAK}	1311/4 — 3.2 111/4			10	μA
Output Capacitance ⁴	Cout				20	pF
POWER REQUIREMENTS ⁴	C001				20	Pi
Digital Core Power Supply	DVDD		1.62	1.8	1.98	V
Digital I/O Power Supply	DVDDIO		2.97	3.3	3.63	V
PLL Power Supply	PVDD		1.71	1.8	1.89	V
Analog Power Supply	AVDD		1.71	1.8	1.89	V
=						V
Terminator Power Supply	TVDD CVDD		3.135	3.3	3.465	V
Comparator Power Supply		CVPS input campling © E4 MU-6	1.71	1.8	1.89	1
Digital Core Supply Current	I _{DVDD}	CVBS input sampling @ 54 MHz ⁶		140	189	mA m A
		Graphics RGB sampling @ 108 MHz ⁶		141	252	mA
		SCART RGB fast blank sampling @ 54 MHz ⁶		152	205	mA
		YPrPb 1080p sampling @ 148.5 MHz ⁶		203	263	mA
		HDMI RGB sampling @ 165 MHz ^{7,8}		242	329	mA
D: 1: 11/0 c		HDMI RGB sampling @ 225 MHz ^{7,8}		242	326	mA
Digital I/O Supply Current	I _{DVDDIO}	CVBS input sampling @ 54 MHz ⁶		16	48	mA
		Graphics RGB sampling @ 108 MHz ⁶		17	37	mA
		SCART RGB fast blank sampling @ 54 MHz ⁶		16	50	mA
		YPrPb 1080p sampling @ 148.5 MHz ⁶		42	61	mA
		HDMI RGB sampling @ 165 MHz ^{7,8}		17	34	mA
		HDMI RGB sampling @ 225 MHz ^{7,8}		20	34	mA

Parameter ¹	Symbol	Test Conditions	Min	Тур	Max	Unit
HDMI Comparators	I _{CVDD}	CVBS input sampling @ 54 MHz ⁶		56	78	mA
TMDS PLL and Equalizer		Graphics RGB sampling @ 108 MHz ⁶		56	78	mA
Supply Current		SCART RGB fast blank sampling @ 54 MHz ⁶		56	79	mA
		YPrPb 1080p sampling @ 148.5 MHz ⁶		56	79	mA
		HDMI RGB sampling @ 165 MHz ^{7,8}		86	105	mA
		HDMI RGB sampling @ 225 MHz ^{7,8}		95	118	mA
Analog Supply Current ⁹	I _{AVDD}	CVBS input sampling @ 54 MHz ⁶		63	102	mA
		Graphics RGB sampling @ 108 MHz ⁶		174	278	mA
		SCART RGB fast blank sampling @ 54 MHz ⁶		225	348	mA
		YPrPb 1080p sampling @ 148.5 MHz ⁶		180	284	mA
		HDMI RGB sampling @ 165 MHz ^{7,8}		0	2	mA
		HDMI RGB sampling @ 225 MHz ^{7,8}		0	2	mA
Terminator Supply Current	I _{TVDD}	CVBS input sampling @ 54 MHz ⁶		12	18	mA
		Graphics RGB sampling @ 108 MHz ⁶		12	18	mA
		SCART RGB fast blank sampling @ 54 MHz ⁶		12	18	mA
		YPrPb 1080p sampling @ 148.5 MHz ⁶		12	18	mA
		HDMI RGB sampling @ 165 MHz ^{7, 8, 10}		42	47	mA
		HDMI RGB sampling @ 225 MHz ^{7, 8, 10}		63	69	mA
Audio and Video PLL Supply Current	I _{PVDD}	CVBS input sampling @ 54 MHz ⁶		18	23	mA
		Graphics RGB sampling @ 108 MHz ⁶		14	21	mA
		SCART RGB fast blank sampling @ 54 MHz ⁶		17	23	mA
		YPrPb 1080p sampling @ 148.5 MHz ⁶		19	24	mA
		HDMI RGB sampling @ 165 MHz ^{7,8}		10	19	mA
		HDMI RGB sampling @ 225 MHz ^{7,8}		15	20	mA
Power-Down Cur ∈nt Power-Up Til ↑e	I _{PW} DN	III (Con	n /	11. 25		mA ms

¹ The minimum/maximum specifications are guaranteed over the -40° C to $+85^{\circ}$ C temperature range (T_{MIN} to T_{MAX}).

² All ADC linearity tests were performed at input range full scale – 12.5% and at zero scale + 12.5%.

³ Pin 1, Pin 105, Pin 106, and Pin 144 are 5 V tolerant.

⁴ Guaranteed by characterization.

 $^{^{5}}$ The V_{OH} and V_{OL} levels were obtained using the default drive strength value (0x15) in User Map Register 0xF4.

⁶ Current measurements for analog inputs were made with HDMI/analog simultaneous mode disabled (User Map Register 0xBA, Bit 7 programmed with Value 0) and with no HDMI sources connected to the part.

⁷ Current measurements for HDMI inputs were made with a source connected to the active HDMI port and with no source connected to the inactive HDMI port.

 $^{^{8}}$ Audio stream is a noncompressed stereo audio sampling frequency of $f_{S} = 48$ kHz, and MCLKOUT = 256 f_{S} .

⁹ Analog current measurements for CVBS were made with only ADCO powered up; for RGB, with only ADCO, ADC1, and ADC2 powered up; for SCART FB, with all ADCs powered up; and for HDMI mode, with all ADCs powered off.

¹⁰ The terminator supply current may vary with the HDMI source in use.

VIDEO SPECIFICATIONS

AVDD = 1.71 V to 1.89 V, DVDD = 1.62 V to 1.98 V, DVDDIO = 2.97 V to 3.63 V, PVDD = 1.71 V to 1.89 V, TVDD = 3.135 V to 3.465 V, CVDD = 1.71 V to 1.89 V. Operating temperature range is -40°C to $+85^{\circ}\text{C}$, unless otherwise noted.

Table 2.

Parameter ^{1, 2}	Symbol	Test Conditions	Min	Тур	Max	Unit
NONLINEAR SPECIFICATIONS						
Differential Phase	DP	CVBS input, modulated in five steps		0.3		Degrees
Differential Gain	DG	CVBS input, modulated in five steps		0.6		%
Luma Nonlinearity	LNL	CVBS input, five steps		8.0		%
NOISE SPECIFICATIONS						
SNR Unweighted		Luma ramp		61.8		dB
		Luma flat field		63.1		dB
Analog Front-End Crosstalk				60		dB
LOCK TIME SPECIFICATIONS						
Horizontal Lock Range			-5		+5	%
Vertical Lock Range			40		70	Hz
F _{SC} Subcarrier Lock Range				±1.3		kHz
Color Lock-In Time				60		Lines
Synchronization Depth Range ³			20		200	%
Color Burst Range			5		200	%
Vertical Lock Time				2		Fields
Horizontal Lock Time				100		Lines
CHROMA SPECIFICATIONS				/ =		
Hue Accuracy	HUF		00	1		Degrees
Color Saturation Accuraty	IL_) C			1		%
Color AGC Range		TIC.co			400	%
Chroma Amplitude Error				0.5		%
Chroma Phase Error				0.1		Degrees
Chroma Luma Intermodulation				0.3		%
LUMA SPECIFICATIONS						
Luma Brightness Accuracy		CVBS, 0.5 V input		1		%
Luma Contrast Accuracy		CVBS, 0.5 V input		1		%

 $^{^1}$ The minimum/maximum specifications are guaranteed over the -40°C to $+85^\circ\text{C}$ temperature range (T_MIN to T_MAX). 2 Guaranteed by characterization.

³ Nominal synchronization depth is 300 mV at 100% of the synchronization depth range.

ANALOG AND HDMI SPECIFICATIONS

AVDD = 1.71 V to 1.89 V, DVDD = 1.62 V to 1.98 V, DVDDIO = 2.97 V to 3.63 V, PVDD = 1.71 V to 1.89 V, TVDD = 3.135 V to 3.465 V, CVDD = 1.71 V to 1.89 V. Operating temperature range is -40°C to $+85^{\circ}\text{C}$, unless otherwise noted.

Table 3.

Parameter ^{1, 2}	Test Conditions	Min Typ	Max	Unit
CLAMP CIRCUITRY				
External Clamp Capacitor		0.1		μF
Input Impedance (Except Pin 74)	Clamps switched off	10		ΜΩ
Input Impedance of Pin 74		20		kΩ
Common-Mode Level (CML)		0.88		V
ADC Full-Scale Level		CML + 0).5	V
ADC Zero-Scale Level		CML – 0).5	V
ADC Dynamic Range		1		V
Clamp Level (When Locked)	CVBS input	CML – C	.122	V
	SCART RGB input (R, G, B signals)	CML – 0	.167	V
	S-Video input (Y signal)	CML- 0	.122	V
	S-Video input (C signal)	CML		V
	Component input (Y signal)	CML – 0).120	V
	Component input (Pr signal)	CML		V
	Component input (Pb signal)	CML		V
	PC RGB input (R, G, B signals)	CML – 0).120	V
Large Clamp Source Current	SDP only	8		mA
Large Clamp Sink Current	SDP only	8		mA
Fine Clamp Source Current	SDi onl	0.25		μΑ
Fine Clamp Sir I (u r 2 11	SDF onl	0.4		μΑ
HDMI SPECIFICATIONS V V V				
Intrapair (Positive-to-Negative) Different	tial		0.4	t _{bit} ⁴
Input Skew			_	
Channel-to-Channel Differential Input SI	kew		$0.2 t_{pixel}^5 + 1.7$	8 ns

¹ The minimum/maximum specifications are guaranteed over the -40°C to +85°C temperature range (T_{MIN} to T_{MAX}).

 $^{^{\}rm 2}$ Guaranteed by characterization.

³ Guaranteed by design. ⁴ t_{bit} is 1/10 the pixel period t_{pixel}. ⁵ t_{pixel} is the period of the TMDS clock.

TIMING CHARACTERISTICS

AVDD = 1.71 V to 1.89 V, DVDD = 1.62 V to 1.98 V, DVDDIO = 2.97 V to 3.63 V, PVDD = 1.71 V to 1.89 V, TVDD = 3.135 V to 3.465 V, CVDD = 1.71 V to 1.89 V. Operating temperature range is -40°C to $+85^{\circ}\text{C}$, unless otherwise noted.

Table 4.

Parameter ^{1, 2}	Symbol	Test Conditions	Min	Тур	Max	Unit
SYSTEM CLOCK AND CRYSTAL			1			
Crystal Nominal Frequency				28.6363		MHz
Crystal Frequency Stability					±50	ppm
Horizontal Sync Input Frequency			14.8		110	kHz
LLC Frequency Range			12.825		170	MHz
I ² C PORTS (FAST MODE) ³						
xCL Frequency⁴					400	kHz
xCL Minimum Pulse Width High⁴	t ₁		0.6			μs
xCL Minimum Pulse Width Low⁴	t ₂		1.3			μs
Hold Time (Start Condition)	t ₃		0.6			μs
Setup Time (Start Condition)	t ₄		0.6			μs
xDA Setup Time⁴	t ₅		100			ns
xCL and xDA Rise Times ⁴	t ₆				300	ns
xCL and xDA Fall Times ⁴	t ₇				300	ns
Setup Time for Stop Condition	t ₈		0.6			μs
I ² C PORTS (NORMAL MODE) ³						
xCL Frequency ⁴					100	kHz
xCL Minimum Pulse Width High ⁴	t ₁		4			μs
xCL Minimum Pulse Width Low ⁴	t ₂		4.7	//		μs
Hold Time (Start Condition)	t ₃	DTIC ~	1 100			μs
Setup Time (Start (ondition)	t ₄	DTIC.co	4. 7	/	ΙΙ,	μs
xDA Setup Time ⁴	t ₅	P 1 1 0 . 00	250			ns
xCL and xDA Rise Times ⁴	t ₆				1000	ns
xCL and xDA Fall Times ⁴	t ₇				300	ns
Setup Time for Stop Condition	t ₈		4			μs
RESET FEATURE						
Reset Pulse Width			5			ms
CLOCK OUTPUTS						
LLC Mark Space Ratio	t ₉ :t ₁₀		45:55		55:45	% duty cycle
DATA AND CONTROL OUTPUTS						, ,
Data Output Transition Time SDR (SDP) ⁵	t ₁₁	Negative clock edge to start of valid data			3.4	ns
	t ₁₂	End of valid data to negative clock edge			2.4	ns
Data Output Transition Time SDR (CP) ⁶	t ₁₃	End of valid data to negative clock edge			2	ns
Data Gatpat Hansidon Hine 3DN (Cl.)	t ₁₄	Negative clock edge to start of valid data			0.5	ns
I ² S PORT (MASTER MODE)	C14	Tregative clock eage to start or valid data			0.5	113
SCLK Mark Space Ratio	t ₁₅ :t ₁₆		45:55		55:45	% duty cycle
LRCLK Data Transition Time	t ₁₇	End of valid data to negative SCLK edge	15.55		10	ns
ENCENDATA HANSIGON HINE	t ₁₈	Negative SCLK edge to start of valid data			10	ns
I2Sx Data Transition Time ⁷		End of valid data to negative SCLK edge			5	ns
1237 Data Hansition Hille	t ₁₉	Negative SCLK edge to start of valid data			5	ns
MCLKOUT Frequency	t ₂₀	regulive SCLIN edge to start or valid data	4.096		5	113

 $^{^1}$ The minimum/maximum specifications are guaranteed over the -40° C to $+85^{\circ}$ C temperature range (T_{MIN} to T_{MAX}).

 $^{^{\}rm 2}$ Guaranteed by characterization.

 $^{^3}$ Refers to all $I^2\dot{C}$ pins (DDC and control port).

⁴ The prefix x refers to pin names beginning with S, DDCA_S, and DDCB_S.

⁵ SDP timing figures were obtained using the default drive strength value (0x15) in User Map Register 0xF4.

⁶ CP timing figures were obtained using the maximum drive strength value (0x3F) in User Map Register 0xF4.

 $^{^{7}}$ The suffix x refers to pin names ending with 0, 1, 2, and 3.

TIMING DIAGRAMS




Figure 2. I²C Timing




Figure 3. Pixel Port and Control SDR Output Timing (SDP Core)





Figure 4. Pixel Port and Control SDR Output Timing (CP Core)



NOTES
1. THE SUFFIX x REFERS TO PIN NAMES ENDING WITH 0, 1, 2, AND 3.

Figure 5. I²S Timing

ABSOLUTE MAXIMUM RATINGS

Table 5.

Table 3.	
Parameter	Rating
AVDD to AGND	2.2 V
DVDD to DGND	2.2 V
PVDD to PGND	2.2 V
DVDDIO to DGND	4 V
CVDD to CGND	2.2 V
TVDD to TGND	4 V
DVDDIO to AVDD	-0.3 V to +3.6 V
DVDDIO to TVDD	-3.6 V to +3.6 V
DVDDIO to DVDD	-2 V to +2 V
CVDD to DVDD	−2 V to +0.3 V
PVDD to DVDD	−2 V to +0.3 V
AVDD to CVDD	−2 V to +2 V
AVDD to PVDD	-2 V to +2 V
AVDD to DVDD	−2 V to +0.3 V
AVDD to TVDD	-3.6 V to +0.3 V
TVDD to DVDD	-2 V to +2 V
Digital Inputs	
Voltage to DGND	DGND - 0.3 V to DVDDIO + 0.3 V
Digital Outputs	
Voltage to DGND	DGND - 0.3 V to DVDDIO + 0.3 V
Analog Inputs	DDT
Voltage to AGND	AG (D – 0.3 V t – ^ ' (DI) + 0 3 V
Maximum Junction Temperature (T _{J_MAX})	
Storage Temperature Range	_65°C to +150°C
Infrared Reflow,	260°C
Soldering (20 sec)	

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

Table 6.

Package Type	Ψ _{JT} ¹	Unit
144-Lead LQFP (ST-144)	1.62	°C/W

¹ Junction-to-package surface thermal resistance.

PACKAGE THERMAL PERFORMANCE

To reduce power consumption during ADV7441A operation, turn off unused ADCs.

On a four-layer PCB that includes a solid ground plane, the value of θ_{JA} is 25.3°C/W. However, due to variations within the PCB metal and, therefore, variations in PCB heat conductivity, the value of θ_{JA} may differ for various PCBs.

The most efficient measurement technique is to use the surface temperature of the package to estimate the die temperature, because this is not affected by the variance associated with the value of θ_{IA} .

The maximum junction temperature (T_{J_MAX}) of 125°C must not be exceeded. The following equation calculates the junction temperature using the measured surface temperature of the pa kage and applies only when no least sink is used on DUT:



 T_S is the surface temperature of the package expressed in degrees Celsius.

 Ψ_{IT} is the junction-to-package surface thermal resistance. $W_{TOTAL} = \{(AVDD \times IAVDD) + (DVDD \times IDVDD) + (DVDDIO \times IDVDDIO) + (PVDD \times IPVDD) + (CVDD \times ICVDD) + (TVDD \times ITVDD)\}.$

Contact an Analog Devices, Inc., sales representative or send an e-mail to video.products@analog.com for more information on package thermal performance.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 6. Pin Configuration

Table 7. Pin Function Descriptions

Pin No.	Mnemonic	Type ¹	Description
14, 22, 34, 49, 56,	DGND	G	Digital Ground.
64, 143			
82, 83, 87	AGND	G	Analog Ground.
69, 72, 100	PGND	G	PLL Ground.
103, 110, 126, 140	CGND	G	Comparator Ground.
114, 117, 120,	TGND	G	Terminator Ground.
130, 133, 136			
15, 35, 50, 67	DVDDIO	Р	Digital I/O Supply Voltage (3.3 V).
23, 57, 142	DVDD	Р	Digital Core Supply Voltage (1.8 V).
84, 88	AVDD	Р	Analog Supply Voltage (1.8 V).
68, 71, 101	PVDD	Р	Audio and Video PLL Supply Voltage (1.8 V).
104, 109, 125, 141	CVDD	Р	HDMI Comparator, TMDS PLL, and Equalizer Supply Voltage (1.8 V).
111, 123, 127, 139	TVDD	Р	Terminator Supply Voltage (3.3 V).
74	FB	I	Fast Blank. Fast switch overlay between CVBS and RGB analog signals.
73, 91, 108	TESTO, TEST3, TEST5	I	Test Pins. Do not connect.
89	TEST2	0	Test Pin. Do not connect.

Pin No.	Mnemonic	Type ¹	Description
107	TEST4	I/O	Test Pin. Do not connect.
76 to 81, 93 to 96, 98, 99	AIN1 to AIN12	I	Analog Video Input Channels.
24 to 33, 36 to 47, 52 to 55, 58 to 61	P0 to P29	0	Video Pixel Output Port.
19	INT1	0	Interrupt Signal. Can be active low or active high. The set of events that triggers an interrupt is under user control.
20	SFL/SYNC_OUT/INT2	0	Subcarrier Frequency Lock (SFL). Contains a serial output stream that can be used to lock the subcarrier frequency when this decoder is connected to any Analog Devices digital video encoder.
			Sliced Synchronization Output Signal (SYNC_OUT). Available only in CP mode. Interrupt Signal (INT2).
17	HS/CS	0	Horizontal Synchronization Output Signal (HS). Output by the SDP and CP.
			Composite Synchronization (CS). A single signal containing both horizontal and vertical synchronization pulses.
18	VS/FIELD	0	Vertical Synchronization Output Signal (VS). Output by the SDP and CP.
			Field Synchronization Output Signal (FIELD). Field synchronization output signal in all interlaced video modes.
16	DE/FIELD	0	Data Enable Signal (DE). Indicates active pixel data.
			Field Synchronization Output Signal (FIELD). Field synchronization output signal in all interlaced video modes.
11	SDA	I/O	I ² C Port Serial Data Input/Output Pin. SDA is the data line for the control port.
12	SCL	1	I ² C Port Serial Clock Input. (Maximum clock rate of 400 kHz.) SCL is the clock line for
13	ALCD.		the control port.
13	ALSB		This pin sets the second LSB of the slave address for each ADV7441A register map.
21	RESET	B	System Recet In out. Active low. A minimum low reselepuls wild the f 5 ms is required one set the AD /7441A circuit y.
51 65	XTAL1		Line Locke I Ou 'out Clock for Pixel Lata Range is 3.5 MF : to 70 / IHz. This pin should be connected to the 28.63636 MHz crystal or left as a no connect if an
03	XIALI		external 3.3 V 28.63636 MHz clock oscillator source is used to clock the ADV7441A. In crystal mode, the crystal must be a fundamental crystal.
66	XTAL	1	Input Pin for the 28.63636 MHz Crystal. This pin can be overdriven by an external 3.3 V 28.63636 MHz clock oscillator source to clock the ADV7441A.
70	ELPF	0	The recommended external loop filter must be connected to this ELPF pin.
102	AUDIO_ELPF	0	The recommended external loop filter must be connected to this AUDIO_ELPF pin.
85	REFOUT	0	Internal Voltage Reference Output.
86	CML	0	Common-Mode Level for the Internal ADCs.
90	REFN	0	Internal Voltage Reference Output.
92	REFP	0	Internal Voltage Reference Output.
63	HS_IN/CS_IN	I	HS Input Signal. Used in analog mode for 5-wire timing mode. CS Input Signal. Used in analog mode for 4-wire timing mode. For optimal performance, a 100 Ω series resistor is recommended on the HS_IN/CS_IN pin.
62	VS_IN	1	VS Input Signal. Used in analog mode for 5-wire timing mode. For optimal performance, a 100Ω series resistor is recommended on the VS_IN pin.
75	SOG	1	Synchronization-on-Green Input. This pin is used in embedded synchronization mode.
97	SOY	1	Synchronization-on-Luma Input. This pin is used in embedded synchronization mode.
112	RXA_CN	1	Digital Input Clock Complement of Port A in the HDMI Interface.
113	RXA_CP	1	Digital Input Clock True of Port A in the HDMI Interface.
115	RXA_0N	1	Digital Input Channel 0 Complement of Port A in the HDMI Interface.
116	RXA_OP	1	Digital Input Channel 0 True of Port A in the HDMI Interface.
118	RXA_1N	1	Digital Input Channel 1 Complement of Port A in the HDMI Interface.
119	RXA_1P	1	Digital Input Channel 1 True of Port A in the HDMI Interface.
121	RXA_2N	1	Digital Input Channel 2 Complement of Port A in the HDMI Interface.
122	RXA_2P		Digital Input Channel 2 True of Port A in the HDMI Interface.

Pin No.	Mnemonic	Type ¹	Description
128	RXB_CN	1	Digital Input Clock Complement of Port B in the HDMI Interface.
129	RXB_CP	1	Digital Input Clock True of Port B in the HDMI Interface.
131	RXB_0N	1	Digital Input Channel 0 Complement of Port B in the HDMI Interface.
132	RXB_0P	1	Digital Input Channel 0 True of Port B in the HDMI Interface.
134	RXB_1N	1	Digital Input Channel 1 Complement of Port B in the HDMI Interface.
135	RXB_1P	1	Digital Input Channel 1 True of Port B in the HDMI Interface.
137	RXB_2N	1	Digital Input Channel 2 Complement of Port B in the HDMI Interface.
138	RXB_2P	1	Digital Input Channel 2 True of Port B in the HDMI Interface.
106	DDCA_SDA	I/O	HDCP Slave Serial Data Port A.
1	DDCB_SDA	I/O	HDCP Slave Serial Data Port B.
105	DDCA_SCL	1	HDCP Slave Serial Clock Port A.
144	DDCB_SCL	1	HDCP Slave Serial Clock Port B.
2	SPDIF	0	SPDIF Digital Audio Output.
3	1250	0	I ² S Audio (Channel 1 and Channel 2).
4	12S1	0	I ² S Audio (Channel 3 and Channel 4).
5	12S2	0	I ² S Audio (Channel 5 and Channel 6).
6	12S3	0	I ² S Audio (Channel 7 and Channel 8).
7	LRCLK	0	Data Output Clock for Left and Right Audio Channels.
8	SCLK	0	Audio Serial Clock Output.
9	MCLKOUT	0	Audio Master Clock Output.
10	EXT_CLAMP	1	External Clamp Signal Input for External Clock and Clamp Mode. This is an optional mode of operation for the ADV7441A.
48	EXT_CLK		Clock Input for External Clock and Clamp Mode. This is an optional mode of operation for the ADV7441A.
124	RTERM	בחב	Sets ir term at the mination resistance. Connect that spin to T(ND using a 500 Ω resistor.
1 G = ground, P = \mathbf{r}	w.er, I \air r.ut, T = output.		IIU.COIII/IU

 $^{^{1}}$ G = ground, P = μ

FUNCTIONAL OVERVIEW

The following overview provides a brief description of the functionality of the ADV7441A. More details are available in the Theory of Operation section.

ANALOG FRONT END

The analog front end of the ADV7441A provides four high quality 10-bit ADCs to enable 10-bit video decoding, a multiplexer with 12 analog input channels to enable multisource connection without the requirement of an external multiplexer, and four current and voltage clamp control loops to ensure that dc offsets are removed from the video signal. SCART functionality and standard definition RGB overlay with CVBS are controlled by the FB input.

HDMI RECEIVER

The ADV7441A is compatible with the HDMI 1.3 specification. The ADV7441A supports all HDTV formats up to 1080p and all display resolutions up to UXGA ($1600 \times 1200 @ 60 \text{ Hz}$).

The device includes the following features:

- Adaptive front-end equalization for HDMI operation with cable lengths up to 30 meters.
- Synchronization conditioning for higher for a section strenuous conditions
 Audio mute for removing extrareous noile.
- Programmable data island packet interrupt generator.

STANDARD DEFINITION PROCESSOR PIXEL DATA OUTPUT MODES

The ADV7441A features the following SDP output modes:

- 8-/10-bit ITU-R BT.656 4:2:2 YCrCb with embedded time codes and/or HS, VS, and FIELD.
- 16-/20-bit YCrCb 4:2:2 with embedded time codes and/or HS, VS, and FIELD.
- 24-/30-bit YCrCb 4:4:4 with embedded time codes and/or HS, VS, and FIELD.

COMPONENT PROCESSOR PIXEL DATA OUTPUT MODES

The ADV7441A features single data rate outputs as follows:

- 8-/10-bit 4:2:2 YCrCb for 525i and 625i.
- 16-/20-bit 4:2:2 YCrCb for all standards.
- 24-/30-bit 4:4:4 YCrCb/RGB for all standards.

COMPOSITE AND S-VIDEO PROCESSING

The ADV7441A supports NTSC (M/J/4.43), PAL (B/D/I/G/H/M/N/Nc/60), and SECAM (B/D/G/K/L) standards for CVBS and S-Video formats. Superadaptive 2D, 5-line comb filters for NTSC and PAL provide superior chrominance and luminance separation for composite video.

The composite and S-Video processing functionality also includes fully automatic detection of switching among worldwide standards (PAL/NTSC/SECAM); automatic gain control (AGC) with white peak mode to ensure that the video is processed without compromising the video processing range; Adaptive Digital Line Length Tracking (ADLLT™); and proprietary architecture for locking to weak, noisy, and unstable sources from VCRs and tuners. The IF filter block compensates for high frequency luma attenuation due to the tuner SAW filter.

Other features include chroma transient improvement (CTI); luminance digital noise reduction (DNR); color controls for hue, brightness, saturation, contrast; Cr and Cb offset controls; certified Macrovision copy protection detection on composite and S-Video for all worldwide formats (PAL/NTSC/SECAM); 4× oversampling (54 MHz) for CVBS, S-Video, and YUV modes; in e-locked clock output (LLC); sur port for letter box detection; a free-run orape trace of a suble iming when no video input is tresent; a vertical blenking interval data processor; teletext; a video programming system (VPS); vertical interval time codes (VITC); closed captioning (CC) and extended data service (EDS); wide-screen signaling (WSS); a copy generation management system (CGMS); clocking from a single 28.63636 MHz crystal; and subcarrier frequency lock (SFL) output for downstream video encoders.

The differential gain of the ADV7441A is 0.6% typical, and differential phase is 0.3° typical.

COMPONENT VIDEO PROCESSING

The ADV7441A supports 525i, 625i, 525p, 625p, 720p, 1080i, 1080p, and many other HDTV formats; automatic adjustments for gain (contrast) and offset (brightness); manual adjustment controls; analog component YPrPb/RGB video formats with embedded synchronization or with separate HS, VS, and CS; and YCrCb-to-RGB and RGB-to-YCrCb conversions by any-to-any, 3×3 , color-space conversion matrices.

In addition, the ADV7441A features brightness, saturation, and hue controls. Standard identification (STDI) enables detection of the component format at the system level, and a synchronization source polarity detector (SSPD) determines the source and polarity of the synchronization signals that accompany the input video.

Certified Macrovision copy protection detection is available on component formats (525i, 625i, 525p, and 625p).

When no video input is present, free-run output mode provides stable timing.

The ADV7441A supports user-defined pixel sampling for nonstandard video sources and arbitrary pixel sampling for nonstandard video sources.

www.BDTIC

RGB GRAPHICS PROCESSING

The ADV7441A provides 170 MSPS conversion rate support of RGB input resolutions up to $1600 \times 1200 @ 60$ Hz (UXGA) and automatic or manual clamp and gain controls for graphics models.

The RGB graphics processing functionality features contrast and brightness controls, automatic detection of synchronization source and polarity by the SSPD block, standard identification enabled by the STDI block, and user-defined pixel sampling support for nonstandard video sources.

Additional RGB graphics processing features of the ADV7441A include the following:

- Sampling PLL clock with 500 ps p-p jitter at 170 MSPS.
- 32-phase DLL support of optimum pixel clock sampling.
- Color-space conversion of RGB to YCrCb and decimation to a 4:2:2 format for videocentric back-end IC interfacing.
- Data enable (DE) output signal supplied for direct connection to the HDMI/DVI transmitter IC.

GENERAL FEATURES

The ADV7441A features HS, VS, and FIELD output signals with programmable position, polarity, and width; and programmable interrupt request output pins, INT1 and INT2.

The part also offers of power consumption: 1.8 V digital core, 1.8 V a alogand 3 V digita input/ utput and low power power-down mode.

The ADV7441A operates over a temperature range of -40° C to $+85^{\circ}$ C and is available in a 144-lead, 20 mm \times 20 mm, RoHS-compliant LQFP.

THEORY OF OPERATION

ANALOG FRONT END

The ADV7441A analog front end comprises four 10-bit ADCs that digitize the analog video signal before applying it to the SDP or CP. The analog front end uses differential channels connected to each ADC to ensure high performance in mixed-signal applications.

The analog front end also includes a 12-channel input mux that enables multiple video signals to be applied to the ADV7441A. Current and voltage clamps are positioned in front of each ADC to ensure that the video signal remains within the range of the converter. Fine clamping of the video signals is performed downstream by digital fine clamping in either the CP or SDP.

The ADCs are configured to run in $4\times$ oversampling mode when decoding composite and S-Video inputs. For component 525i, 625i, 525p, and 625p sources, $2\times$ oversampling is performed, but $4\times$ oversampling is available for component 525i and 625i. All other video standards are $1\times$ oversampled. Oversampling the video signals reduces the cost and complexity of external antialiasing (AA) filters with the benefit of an increased signal-to-noise ratio (SNR).

The ADV7441A supports simultaneous processing of CVBS and RGB standard definition signals to enable SCART compatibility and overlay function (it) A combination of CVIS and RGF inputs can be mixed and output, as controlled by the FC registers and the FB pin.

HDMI RECEIVER

The HDMI receiver on the ADV7441A incorporates active equalization of the HDMI data signals. This equalization compensates for the high frequency losses inherent in HDMI and DVI cables, especially those with long lengths and high frequencies. It is capable of equalizing for cable lengths up to 30 meters and, therefore, can achieve robust receiver performance at even the highest HDMI data rates.

With the inclusion of HDCP, displays can receive encrypted video content. The HDMI interface of the ADV7441A allows for authentication of a video receiver, decryption of encoded data at the receiver, and renewability of that authentication during transmission as specified by the HDCP 1.3 protocol.

The HDMI receiver also offers advanced audio functionality. The receiver contains an audio mute controller that can detect a variety of selectable conditions that may result in audible extraneous noise in the audio output. Upon detection of these conditions, the audio data can be ramped to prevent audio clicks and pops.

STANDARD DEFINITION PROCESSOR

The SDP section is capable of decoding a large selection of baseband video signals in composite, S-Video, and YUV formats. The video standards supported by the SDP include PAL (B/D/I/G/H/60/M/N/Nc), NTSC (M/J/4.43), and SECAM (B/D/G/K/L). The ADV7441A automatically detects the video standard and processes it accordingly. The SDP has a 5-line, superadaptive, 2D comb filter that provides superior chrominance and luminance separation when decoding a composite video signal. This highly adaptive filter automatically adjusts its processing mode according to the video standard and signal quality without requiring user intervention. The SDP has an IF filter block that compensates for attenuation in the high frequency luma spectrum due to a tuner SAW filter.

The SDP has specific luminance and chrominance parameter control for brightness, contrast, saturation, and note.

The ADV7-41A is uple in its the patente I ADLLT algorithm to track varying video line lengths from sources such as VCRs. ADLLT enables the ADV7441A to track and decode poor quality video sources, such as VCRs, and noisy sources, such as tuner outputs, VCD players, and camcorders. The SDP also contains a CTI processor. This processor increases the edge rate on chroma transitions, resulting in a sharper video image.

The SDP can process a variety of VBI data services, such as teletext, closed captioning (CC), wide-screen signaling (WSS), a video programming system (VPS), vertical interval time codes (VITC), a copy generation management system (CGMS), and an extended data service (XDS). The ADV7441A SDP section has a Macrovision 7.1 detection circuit that allows it to detect Type I, Type II, and Type III protection levels. The decoder is fully robust to all Macrovision signal inputs.

COMPONENT PROCESSOR (CP)

The component processor section is capable of decoding and digitizing a wide range of component video formats in any color space. Component video standards supported by the CP are 525i, 625i, 525p, 625p, 720p, 1080i, 1080p, 1250i, VGA up to UXGA at 60 Hz, and many other standards.

The CP section of the ADV7441A contains an AGC block. This block is followed by a digital clamp circuit that ensures that the video signal is clamped to the correct blanking level. Automatic adjustments within the CP include gain (contrast) and offset (brightness); however, manual adjustment controls are also supported. If no embedded synchronization is present, the video gain can be set manually.

A fully programmable any-to-any 3×3 color-space converter is placed before the CP section. This enables YPrPb-to-RGB and RGB-to-YCrCb conversions. Many other standards of color space can be implemented using the color-space converter.

A second fully programmable any-to-any 3×3 color space converter is placed in the back end of the CP core. This color space converter features advanced color controls such as contrast, saturation, brightness, and hue controls.

The output section of the CP is highly flexible. It can be configured in single data rate mode (SDR) with one data packet per clock cycle. In SDR mode, a 16-/20-bit 4:2:2 or 24-/30-bit 4:4:4 output is possible. In these modes, HS/CS, VS/FIELD, and DE/FIELD (where applicable) timing reference signals are provided.

The CP section contains circuitry to enable the detection of Macrovision-encoded YPrPb signals for 525i, 625i, 525p, and 625p. It is designed to be fully robust when decoding these types of signals.

VBI DATA PROCESSOR

VBI extraction of CGMS data is performed by the VBI data processor (VDP) section of the AD7441A for interlaced, progressive, and high definition scanning rates. The data extracted is read back over the I²C interface.

For more detailed product information about the ADV7441A, send an e-mail to video.products@analog.com or contact a local Analog Devices sales representative.

www.BDTIC.com/IC

PIXEL OUTPUT FORMATTING

Note that unused pins of the pixel output port are driven with a low voltage.

Table 8. Standard Definition Pixel Port Modes (P19 to P0)

			Data Port Pins P[19:0]																		
Processor	Mode/Format	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SDP	Mode 1 Video output 8-bit 4:2:2				YCrC	b[7:0]				-	-	-	_	-	-	-	-	_	-	-	-
SDP	Mode 2 Video output 10-bit 4:2:2					YCrC	b[9:0]					1	-	-	-	-	-	-	_	ı	-
SDP	Mode 3 Video output 16-bit 4:2:2				Y[:	7:0]				-	-				CrCk	[7:0]]			-	_
SDP	Mode 4 Video output 20-bit 4:2:2					Y[9	9:0]									Cb[9:0]				
SDP	Mode 5 Video output 24-bit 4:4:4				Y[:	7:0]				-	-				Cb[7:0]				1	_
SDP	Mode 6 Video output 30-bit 4:4:4	·				Y[9	9:0]									Cb[9:0]				

Table 9. Standard Definition Pixel Port Modes (P29 to P20)

		Data Port Pins P[29:20]									
Processor	Mode/Format	29	28	27	26	25	24	23	22	21	20
SDP	Mode 1 Video output 8-bit 4:2:2	T			-	-	-	7		-	_
SDP	// o d ∈ 1. /iceo Ju put 10 bit ← 2:2	J -	-	Ū	 - C	JU		<i>F</i>	T	,-	-
SDP	Mode 3 Video output 16-bit 4:2:2	-	-	-	_	-	-	-	_	-	-
SDP	Mode 4 Video output 20-bit 4:2:2	-	-	-	-	-	-	-	-	-	-
SDP	Mode 5 Video output 24-bit 4:4:4				Cr	[7:0]				-	-
SDP	Mode 6 Video output 30-bit 4:4:4					Cr[[9:0]				

Table 10. Component Processor Pixel Output Pin Map (P19 to P0)

							0	utput	of Da	ata Po	rt Pi	ns P[19:0]							
Processor ¹	Mode/Format	19	18	17 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
СР	Mode 1 Video output 8-bit 4:2:2 ²			YCrO	Cb[7:0]				-	-	-	-	-	-	-	-	-	-	-	_
СР	Mode 2 Video output 10-bit 4:2:2 ²				YCrCl	b[9:0]					-	-	-	-	-	-	-	-	ı	_
СР	Mode 3 Video output 12-bit 4:2:2 ²				YCrCb	[11:2]]				_	-	_	-	-	-	-	-	ı	_
СР	Mode 4 Video output 12-bit 4:2:2 ²			YCrC	b[11:4]	l			ı	-	-	-	-	-	-	-	-	-	-	_
СР	Mode 5 Video output 12-bit 4:2:2 ²			YCrC	b[11:4]				-	-		YCrC	b[3:0]	-	-	-	-	-	-
СР	Mode 6 Video output 16-bit 4:2:2 ^{3, 4}		CHA[7	:0] (defa	ult dat	a is Y[[7:0])		-	-	CH	B/CH(C[7:0]	(defa	ult da	ta is C	r/Cb[7:0])	-	_
СР	Mode 7 Video output 20-bit 4:2:2 ^{3,4}		CHA[9:0] (default data is Y[9:0])								CHB	/CHC	[9:0] ((defa	ult da	ta is (Cr/Cb[9:0])		
СР	Mode 8 Video output 20-bit 4:2:223.4		CHA[9	:2] (defa	ult dat	a is Y[[9:2])	\	-	-	СН	B/CH	C[9:2]	(defa	ault d	ata is	Cr/Cl	o[9:2]) -	-
СР	11 à d à !) Vid (à o) t∤ ut 24-bit 4:2:2 ^{3,4}	-	В	D	Y[1	1:2	L	/ .			O	m	1/		(rCb	11:2	<u>'</u>			
СР	Mode 10 Video output 24-bit 4:2:2 ^{3,4}			Υ[11:4]				-	_				CrC	b[11:4	4]			-	-
СР	Mode 11 Video output 24-bit 4:2:2 ^{3,4}			Υ[11:4]				-	-		Υ[:	3:0]			CrC	[b[3:0]	-	_
СР	Mode 12 Video output 24-bit 4:4:4 ^{3,4}	CHA	\[7:0] (c	default d	ata is (G[7:0]	or Y[7	' :0])	-	-	СН	B[7:0]	(defa	ault d	ata is	R[7:0] or C	r[7:0]) –	-
СР	Mode 13 Video output 24-bit 4:4:4 ^{3,4}	CHA	\[7:0] (c	default d	ata is (G[7:0]	or Y[7	' :0])	-	-		CHC	[7:0] (defau Cb	ult da [.] [7:0])		3[7:0]	or	-	-
СР	Mode 14 Video output 24-bit 4:4:4 ^{3,4}	CHO	C[7:0] (c	default da	ata is B	[7:0] o	r Cb[7	:0])	-	-	СН	A[7:0] (def	ault c	lata is	G[7:	0] or \	/[7:0])	-	-
СР	Mode 15 Video output 24-bit 4:4:4 ^{3,4}	CHO	C[7:0] (c	default da	ata is B	[7:0] o	r Cb[7	:0])	_	_	СН	B[7:0]	(defa	ault d	ata is	R[7:0] or C	r[7:0]	-	-
СР	Mode 16 Video output 30-bit 4:4:4 ^{3,4}		CHA[9:0] (def	ault da	ita is (G[9:0]	or Y[9	:0])			СНВ	[9:0]	(defai	ult da	ta is F	R[9:0]	or Cr[9:0])	

			Output of Data Port Pins P[19:0]																		
Processor ¹	Mode/Format	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
СР	Mode 17 Video output 30-bit 4:4:4 ^{3,4}		CH	A[9:0]	(defa	ult da	ta is (G[9:0]	or Y[9	:0])			CHC	[9:0]	(defa	ult da	ta is E	3[9:0]	or C	b[9:0]	1
СР	Mode 18 Video output 30-bit 4:4:4 ^{3,4}		CHO	[9:0]	(defai	ult dat	a is B	[9:0] c	or Cb[9:0])			CH	A[9:0]	(defa	ult da	ata is	G[9:0]] or \	Y[9:0])	
СР	Mode 19 Video output 30-bit 4:2:2 ^{3,4}		CHO	[9:0]	(defai	ult dat	a is B	[9:0] c	or Cb[9:0])			CHI	3[9:0]	(defa	ult da	ta is f	R[9:0]	or C	[r[9:0])	

Table 11. Component Processor Pixel Output Pin Map (P29 to P20)

Processor ¹	Mode/Format	29	28	27	26	25	24	23	22	21	20
СР	Mode 1 Video output 8-bit 4:2:2 ²	-	-	_	-	-	-	-	_	-	-
СР	Mode 2 Video output 10-bit 4:2:2 ²	-	-	-	-	-	_	-	_	-	-
СР	Mode 3 \\ dec o telt \(2 \) oit \(\frac{1}{2} \) \(2^2 \)	BI			-		m	YCı	r(ɔ[1:()	-	-
СР	Mode 4 Video output 12-bit 4:2:2 ²		-"				YC	rCb[3:0]		-	-
СР	Mode 5 Video output 12-bit 4:2:2 ²	-	-	-	-	-	-	-	-	-	-
СР	Mode 6 Video output 16-bit 4:2:2 ^{3, 4}	-	-	_	-	-	-	-	-	-	-
СР	Mode 7 Video output 20-bit 4:2:2 ^{3,4}	-	-	_	-	-	-	-	-	-	-
СР	Mode 8 Video output 20-bit 4:2:2 ^{3, 4}	Y	[1:0]	C	rCb[1:0]	-	-	-	-	-	-
СР	Mode 9 Video output 24-bit 4:2:2 ^{3, 4}	-	-	C	rCb[1:0]	-	-	,	/[1:0]	-	-
СР	Mode 10 Video output 24-bit 4:2:2 ^{3, 4}			CrCb[3:0]				Y[3:0]		-	-
СР	Mode 11 Video output 24-bit 4:2:2 ^{3,4}				CrCb[1	11:4]				-	-
СР	Mode 12 Video output 24-bit 4:4:4 ^{3,4}			CHC[7:0]	(for exampl	e, B[7:0] (or Cb[7:0)])		-	-

 ¹ CP processor uses digitizer or HDMI as input.
 ² Maximum pixel clock rate of 54 MHz.
 ³ Maximum pixel clock rate of 170 MHz (analog digitizer).
 ⁴ Maximum pixel clock rate of 165 MHz (HDMI).

			Output of Data Port Pins P[29:20]												
Processor ¹	Mode/Format	29	28	27	26	25	24	23	22	21	20				
СР	Mode 13 Video output 24-bit 4:4:4 ^{3, 4}			CHB[7:0	(for examp	le, R[7:0] (or Cr[7:0)])		-	-				
СР	Mode 14 Video output 24-bit 4:4:4 ^{3, 4}			CHB[7:0	(for examp	le, R[7:0]	or Cr[7:0)])		-	-				
СР	Mode 15 Video output 24-bit 4:4:4 ^{3, 4}			CHA[7:0] (for examp	ole, G[7:0]	or Y[7:0])		-	-				
СР	Mode 16 Video output 30-bit 4:4:4 ^{3, 4}			(HC[9:0] (for	example	, B[9:0] (or Cb[9:0]])	·	·				
СР	Mode 17 Video output 30-bit 4:4:4 ^{3, 4}			(CHB[9:0] (fo	example	, R[9:0]	or Cr[9:0])						
СР	Mode 18 Video output 30-bit 4:4:4 ^{3, 4}			(CHB[9:0] (fo	example	, R[9:0]	or Cr[9:0])						
СР	Mode 19 Video output 30-bit 4:2:2 ^{3, 4}			1	CHA[9:0] (fo	r example	e, G[9:0]	or Y[9:0])						

 $^{^{\}rm 1}$ CP processor uses digitizer or HDMI as input.

WWW.BDTIC.com/IC

² Maximum pixel clock rate of 54 MHz.

³ Maximum pixel clock rate of 170 MHz (analog digitizer).

⁴ Maximum pixel clock rate of 165 MHz (HDMI).

REGISTER MAP ARCHITECTURE

The ADV7441A registers are controlled via a 2-wire serial (I^2 C-compatible) interface. The ADV7441A has eight maps, each with a unique I^2 C address. The state of the ALSB pin (Pin 13) sets Bit 2 of each register map address in Table 12.

Table 12. Register Map Addresses

Register Map	Default Address with ALSB = Low	Default Address with ALSB = High	Programmable Address	Location Where Address Can Be Programmed
User Map	0x40	0x42	Not programmable	N/A
User Map 1	0x44	0x46	Programmable	User Map 2, Register 0xEB
User Map 2	0x60	0x62	Programmable	User Map, Register 0x0E
VDP Map	0x48	0x4A	Programmable	User Map 2, Register 0xEC
Reserved Map	0x4C	0x4E	Programmable	User Map 2, Register 0xEA
HDMI Map	0x68	0x6A	Programmable	User Map 2, Register 0xEF
Repeater KSV Map	0x64	0x66	Programmable	User Map 2, Register 0xED
EDID Map	0x6C	0x6E	Programmable	User Map 2, Register 0xEE




Figure 7. Register Map Access Through Main I²C Port

TYPICAL CONNECTION DIAGRAM






Figure 8. Typical Connection Diagram

RECOMMENDED EXTERNAL LOOP FILTER COMPONENTS

Note that the external loop filter components for the ELPF and AUDIO_ELPF pins should be placed as close as possible to the respective pins. The recommended component values are specified in Figure 9 and Figure 10.





www.BDTIC.com/IC

AD9388A/ADV7441A EVALUATION PLATFORM

Analog Devices has developed a new evaluation platform for the AD9388A/ADV7441A decoders. The evaluation platform consists of a motherboard and two daughterboards. The motherboard features a Xilinx FPGA for digital processing and muxing functions. The motherboard also features three AD9742s (12-bit DACs) from Analog Devices. This allows the user to drive a VGA monitor with just the motherboard and front-end board.

The backend of the platform can be connected to a specially developed video output board from Analog Devices. This modular board features an ADV7341 encoder and AD9889B HDMI transmitter.

The front end of the platform consists of an EVAL-AD9388AFEZ_x or EVAL-ADV7441AFEZ_x board. This board feeds the digital outputs from the decoder to the FPGA on the motherboard. The EVAL-AD9388AFEZ_x or EVAL-ADV7441AFEZ_x board comes with one of the pin-compatible decoders shown in Table 13.

Table 13. Front-End Modular Board Details

Front-End Modular Board Model	On-Board Decoder	HDCP License Required	
EVAL-ADV7441AFEZ_1	ADV7441ABSTZ-170	Yes	
EVAL-ADV7441AFEZ_2	ADV7441ABSTZ-5P	No	
EVAL-AD9388AFEZ_1	AD9388ABSTZ-170	Yes	
EVAL-AD9388AFEZ_2	AD9388ABSTZ-5P	No	
EVAL-AD9388AFEZ_3	AD9388ABSTZ-A5	Yes	





Figure 11. Functional Block Diagram of Evaluation Platform

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-026-BFB

Figure 12. 144-Lead Low Profile Quad Flat Package [LQFP] (ST-144) Dimensions shown in millimeters

ORDERING GUILLE WWW BDT C. COM / C

Model	Temperature Range	Package Description	Package Option
ADV7441ABSTZ-170 ^{1, 2}	−40°C to +85°C	144-Lead Low Profile Quad Flat Package [LQFP]	ST-144
ADV7441ABSTZ-110 ^{1, 2}	−40°C to +85°C	144-Lead Low Profile Quad Flat Package [LQFP]	ST-144
ADV7441ABSTZ-5P ^{1, 3, 4}	−40°C to +85°C	144-Lead Low Profile Quad Flat Package [LQFP]	ST-144
EVAL- ADV7441AFEZ_1 1, 2, 5		Front End Evaluation Board	
EVAL- ADV7441AFEZ_2 ^{1,4,6}		Front End Evaluation Board	

 $^{^{1}}$ Z = RoHS Compliant Part.

² This part is programmed with internal HDCP keys. Customers must have HDCP adopter status (consult Digital Content Protection, LLC for licensing requirements) to purchase any components with internal HDCP keys.

³ Speed grade: 5 = 170MHz. HDCP functionality: P = no HDCP functionality (pro version).

⁴ Professional version for nonHDCP encrypted applications. Purchaser is not required to be a HDCP adopter.

⁵ Front-end board for new evaluation platform; fitted with ADV7441ABSTZ-170 decoder. See the AD9388A/ADV7441A Evaluation Platform section for details on evaluation platform.

⁶ Front-end board for new evaluation platform; fitted with ADV7441ABSTZ-5P decoder. See the AD9388A/ADV7441A Evaluation Platform section for details on evaluation platform.

NOTES

www.BDTIC.com/IC

٨	N	V	7	44	1	1	Λ
H	U	v	1	4'	Ŧ	ı	н

NOTES

www.BDTIC.com/IC