

High Accuracy Ultralow I_Q, 300 mA, anyCAP[®] Low Dropout Regulator


ADP3333

FEATURES

High Accuracy over Line and Load: $\pm 0.8\%$ @ 25°C, $\pm 1.8\%$ Over Temperature Ultralow Dropout Voltage: 230 mV (Max) @ 300 mA Requires Only C₀ = 1.0 μ F for Stability anyCAP = Stable with Any Type of Capacitor (Including MLCC) Current and Thermal Limiting Low Noise Low Shutdown Current: < 1 μ A 2.6 V to 12 V Supply Range -40°C to +85°C Ambient Temperature Range Ultrasmall 8-Lead MSOP Package

APPLICATIONS Cellular Phones PCMCIA Cards Personal Digital Assistants (PDAs) DSP/ASIC Supplies

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADP3333 is a member of the ADP333x family of precision low dropout (LDO) any CAP voltage regulators. Pin compatible with the MAX8860, the ADP3333 operates with a wider input voltage range of 2.6 V to 12 V and delivers a load current up to 300 mA. ADP3333 stands out from other conventional LDOs with a novel architecture and an enhanced process that enables it to offer performance advantages over its competition. Its patented design requires only a 1.0 µF output capacitor for stability. This device is insensitive to output capacitor equivalent series resistance (ESR) and is stable with any good quality capacitor, including ceramic (MLCC) types for spacerestricted applications. The ADP3333 achieves exceptional accuracy of $\pm 0.8\%$ at room temperature and $\pm 1.8\%$ over temperature, line, and load variations. The dropout voltage of the ADP3333 is only 140 mV (typical) at 300 mA. This device also includes a safety current limit, thermal overload protection, and a shutdown feature. In shutdown mode, the ground current is reduced to less than 1 µA. The ADP3333 has ultralow quiescent current, 70 µA (typ) in light load situations.




Figure 1. Typical Application Circuit

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

$\label{eq:adpress} ADP3333 - SPECIFICATIONS^1 \quad (v_{\text{IN}} = 6.0 \text{ V}, c_{\text{IN}} = c_{\text{OUT}} = 1.0 \ \mu\text{F}, T_{\text{J}} = -40^\circ\text{C} \ \text{to} \ +125^\circ\text{C}, \ \text{unless otherwise noted.})$

Parameter	Symbol	Condition	Min	Тур	Max	Unit
OUTPUT						
Voltage Accuracy ²	V _{OUT}	$V_{IN} = V_{OUTNOM} 0.3 V$ to 12 V	0.8		0.8	%
		$I_L = 0.1 \text{ mA to } 300 \text{ mA}$				
		$T_J = 25^{\circ}C$				
		$V_{IN} = V_{OUTNOM} 0.3 V$ to 12 V	-1.8		+1.8	%
		$I_{L} = 0.1 \text{ mA to } 300 \text{ mA}$				
Line Regulation ²		$V_{IN} = V_{OUTNOM} 0.3 V$ to 12 V		0.04		mV/V
		$T_J = 25^{\circ}C$				
Load Regulation		$I_L = 0.1 \text{ mA to } 300 \text{ mA}$		0.04		mV/mA
	* 7	$T_J = 25^{\circ}C$				
Dropout Voltage	V _{DROP}	$V_{OUT} = 98\%$ of V_{OUTNOM}		1.40	020	
		$I_L = 300 \text{ mA}$		140	230	mV mV
		$I_{L} = 200 \text{ mA}$ $I_{L} = 0.1 \text{ mA}$		105 30	185	mV mV
Peak Load Current	т	$V_{\rm IN} = V_{\rm OUTNOM} + 1 \rm V$		50 600		mA
Output Noise	I _{ldpk} V _{noise}	$v_{IN} - v_{OUTNOM} + 1 v$ f = 10 Hz to 100 kHz, C _L = 10 µF		45		μV rms
Output Noise	* NOISE	$I_{\rm L} = 300 \text{ mA}$		4)		μν ΠΠ5
		I <u>L</u> = 500 IIII				
GROUND CURRENT					_	
In Regulation	I _{GND}	$I_L = 300 \text{ mA}$		2.0	5.5	mA
		$I_L = 300 \text{ mA}, T_J = 25^{\circ}\text{C}$		2.0	4.3	mA
		$I_L = 300 \text{ mA}, T_J = 85^{\circ}\text{C}$		1.5	3.3	mA
		$I_L = 200 \text{ mA}$		1.4	075	mA
		$I_L = 10 \text{ mA}$		200	275	μA
In Dron out	т	$I_L = 0.1 \text{ mA}$		70 70	100 190	μA
In Dropout	I _{GND}	$V_{IN} = V_{OUTNOM} - 100 \text{ mV}$ $I_L = 0.1 \text{ mA},$		70	190	μA
		$V_{\rm IN} = V_{\rm OUTNOM} - 100 \text{ mV}$		70	160	μA
		$I_{\rm L} = 0.1 \text{ mA}, T_{\rm J} = 0^{\circ} \text{C to } 125^{\circ} \text{C}$		10	100	μα
In Shutdown	- I _{GNDSD} -	$\frac{11}{SD} = 0 V, V_{IN} = 12 V $		-0.01	1	μΑ
	-GND5D			0.01	-	pu s
SHUTDOWN						* *
Threshold Voltage	V _{THSD}	ON	2.0			V
		OFF		0.05	0.4	V
SD Input Current	$I_{\overline{SD}}$	$\begin{array}{l} 0 \leq \overline{\mathrm{SD}} \leq 12 \ \mathrm{V} \\ 0 \leq \overline{\mathrm{SD}} \leq 5 \ \mathrm{V} \end{array}$		0.85	7	μA
Output Cumont in Shortdam	T			0.8	4.5	μA
Output Current in Shutdown	I _{OSD}	$T_J = 25^{\circ}C, V_{IN} = 12 V$ $T_I = 125^{\circ}C, V_{IN} = 12 V$		$\begin{array}{c} 0.01 \\ 0.01 \end{array}$	1	μA μA
		$I_{\rm J} = 125$ C, $v_{\rm IN} = 12$ V		0.01	1	μΑ

NOTES

¹Application stable with no load. ²V_{IN} = 2.6 V for models with V_{OUTNOM} \leq 2.3 V.

Specifications subject to change without notice.


ADP3333

ABSOLUTE MAXIMUM RATINGS*

Input Supply Voltage0.3 V to +16 V
Shutdown Input Voltage0.3 V to +16 V
Power Dissipation Internally Limited
Operating Ambient Temperature Range40°C to +85°C
Operating Junction Temperature Range40°C to +125°C
θ_{IA} (4-Layer) 158°C/W
θ_{IA} (2-Layer) 220°C/W
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 sec) 300°C
Vapor Phase (60 sec) 215°C
Infrared (15 sec)

*This is a stress rating only; operation beyond these limits can cause the device to be permanently damaged.

PIN CONFIGURATION



PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Function
1	OUT	Output of the Regulator. Bypass to ground with a $1.0 \mu\text{F}$ or larger capacitor.
2	IN	Input Pin. Bypass to ground with a 1.0 μ F or larger capacitor.
3	GND	Ground Pin.
4-6,8	NC	No Connect.
7	SD	Active Low Shutdown Pin. Connect to ground to disable the regulator output. When shutdown is not used, this pin should be connected to the input pin.

ORDERING GUIDE

Model	Output Voltage (V)	Package Option	Branding
ADP3333ARM-1.5-RL	1.5	RM-8 (MSOP-8)	LKA
ADP3333ARM-1.5-RL7	1.5	RM-8 (MSOP-8)	LKA
ADP3333ARM-1.8-RL	1.8	RM-8 (MSOP-8)	LKB
ADP3333ARM-1.8-RL7	1.8	RM-8 (MSOP-8)	LKB
ADP3333ARM-2.5-RL	2.5	RM-8 (MSOP-8)	LKC
ADP3333ARM-2.5-RL7	2.5	RM-8 (MSOP-8)	LKC
ADP3333ARM-2.77-RL	2.77	RM-8 (MSOP-8)	LKD
ADP3333ARM-2.77-R7	2.77	RM-8 (MSOP-8)	LKD
ADP3333ARM-3-REEL	3	RM-8 (MSOP-8)	LKE
ADP3333-3-REEL7	3	RM-8 (MSOP-8)	LKE
ADP3333ARM-3.15-RL	3.15	RM-8 (MSOP-8)	LKF
ADP3333ARM-3.15-R7	3.15	RM-8 (MSOP-8)	LKF
ADP3333ARM-3.3-RL	3.3	RM-8 (MSOP-8)	LKG
ADP3333ARM-5-REEL	5	RM-8 (MSOP-8)	LKH
ADP3333-5-REEL7	5	RM-8 (MSOP-8)	LKH


CAUTION _

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3333 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




ADP3333 – Typical Performance Characteristics


Output Current




ADP3333




TPC 10. Line Transient Response




TPC 11. Line Transient Response




TPC 12. Load Transient Response




TPC 13. Load Transient Response




TPC 14. Short-Circuit Current




TPC 15. Turn ON-Turn OFF Response




TPC 16. Power Supply Ripple Rejection




TPC 17. RMS Noise vs. CL (10 Hz to 100 kHz)



TPC 18. Output Noise Density





ADP3333

THEORY OF OPERATION

The new anyCAP LDO ADP3333 uses a single control loop for regulation and reference functions (see Figure 2). The output voltage is sensed by a resistive voltage divider consisting of R1 and R2 that is varied to provide the available output voltage option. Feedback is taken from this network by way of a series diode (D1) and a second resistor divider (R3 and R4) to the input of an amplifier.




Figure 2. Functional Block Diagram

A very high gain error amplifier is used to control this loop. The amplifier is constructed in such a way that at equilibrium it produces a large, temperature-proportional input offset voltage that is repeatable and very well controlled. The temperature proportional offset voltage is combined with the complementary diode voltage to form a virtual band gap voltage, implicit in the network, although it never appears explicitly in the circuit. Ultimately, this patented design makes it possible to control the loop with only one amplifier. This technique also improves the noise characteristics – of the amplifier by providing more flexibility on the trade-off of noise sources and leads to a low noise design.

The R1, R2 divider is chosen in the same ratio as the band gap voltage to the output voltage. Although the R1, R2 resistor divider is loaded by the diode D1 and a second divider consisting of R3 and R4, the values can be chosen to produce a temperature stable output. This unique arrangement specifically corrects for the loading of the divider so that the error resulting from base current loading in conventional circuits is avoided.

The patented amplifier controls a new and unique noninverting driver that drives the pass transistor, Q1. The use of this special noninverting driver enables the frequency compensation to include the load capacitor in a pole splitting arrangement to achieve reduced sensitivity to the value, type, and ESR of the load capacitance.

Most LDOs place very strict requirements on the range of ESR values for the output capacitor because they are difficult to stabilize due to the uncertainty of load capacitance and resistance. Moreover, the ESR value required to keep conventional LDOs stable changes depending on load and temperature. These ESR limitations make

designing with LDOs more difficult because of their unclear specifications and extreme variations over temperature.

With the ADP3333 anyCAP LDO, this is no longer true. This device can be used with virtually any good quality capacitor, with no constraint on the minimum ESR. Its innovative design allows the circuit to be stable with just a small 1 μ F capacitor on the output. Additional advantages of the pole splitting scheme include superior line noise rejection and very high regulator gain, which leads to excellent line and load regulation. An impressive $\pm 1.8\%$ accuracy is guaranteed over line, load, and temperature.

Additional features of the circuit include current limit and thermal shutdown.

APPLICATION INFORMATION

Capacitor Selection Output Capacitor

The stability and transient response of the LDO is a function of the output capacitor. The ADP3333 is stable with a wide range of capacitor values, types, and ESR (anyCAP). A capacitor as low as 1.0 μ F is all that is needed for stability; larger capacitors can be used if high current surges on the output are anticipated. The ADP3333 is stable with extremely low ESR capacitors (ESR \approx 0), such as multilayer ceramic capacitors (MLCC) or OSCON. Note that the effective capacitance of some capacitor types falls below the minimum overtemperature or with dc voltage. Ensure that the capacitor provides at least 1.0 μ F of capacitance over temperature and dc bias.

Input Bypass Capacitor

An input bypass capacitor is not strictly required but is recommended in any application involving long input wires or high source impedance. Connecting a 1.0 μ F capacitor from the input to ground reduces the circuit's sensitivity to PC board layout and input transients. If a larger output capacitor is necessary, then a larger value input capacitor is also recommended.

Output Current Limit

The ADP3333 is short-circuit protected by limiting the pass transistor's base drive current. The maximum output current is limited to about 1 A (TPC 14).

Thermal Overload Protection

The ADP3333 is protected against damage due to excessive power dissipation by its thermal overload protection circuit. Thermal protection limits the die temperature to a maximum of 165°C. Under extreme conditions (i.e., high ambient temperature and power dissipation) where the die temperature starts to rise above 165°C, the output current will be reduced until the die temperature has dropped to a safe level.

Current and thermal limit protections are intended to protect the device against accidental overload conditions. For normal operation, the device's power dissipation should be externally limited so that the junction temperature will not exceed 125°C.

Calculating Junction Temperature

Device power dissipation is calculated as follows

$$P_D = \left(V_{IN} - V_{OUT}\right)I_{LOAD} + \left(V_{IN}\right)I_{GND}$$

Where I_{LOAD} and I_{GND} are load current and ground current, and V_{IN} and V_{OUT} are the input and output voltages, respectively.

Assuming the worst-case operating conditions are I_{LOAD} = 300 mA, I_{GND} = 2.6 mA, V_{IN} = 4.0 V, and V_{OUT} = 3.0 V, the device power dissipation is

$$P_D = (4.0 V - 3.0 V) 300 mA + (4.0 V) 2.0 mA = 308 mW$$

The package used on the ADP3333 has a thermal resistance of 158°C/W for 4-layer boards. The junction temperature rise above ambient will be approximately equal to

$$T_{IA} = 0.308 W \times 158^{\circ} C/W = 48.7^{\circ} C$$

So, to limit the junction temperature to 125°C, the maximum allowable ambient temperature is

$$T_{A(MAX)} = 125^{\circ}C - 48.7^{\circ}C = 76.3^{\circ}C$$

Shutdown Mode

Applying a high signal to the shutdown pin, or connecting it to the input pin, will turn the output ON. Pulling the shutdown pin to 0.3 V or below, or connecting it to ground, will turn the output OFF. In shutdown mode, the quiescent current is reduced to less than 1 μ A.

Printed Circuit Board Layout Considerations


Use the following general guidelines when designing printed circuit boards:

- Keep the output capacitor as close to the output and ground pins as possible.
- Keep the input capacitor as close to the input and ground pins as possible.
- PC board traces with larger cross sectional areas will remove more heat from the ADP3333. For optimum heat transfer, specify thick copper and use wide traces.
- Connect the NC pins (4, 5, 6, and 8) to ground for better thermal performance.
- The thermal resistance can be decreased by approximately 10% by adding a few square centimeters of copper area to the lands connected to the pins of the LDO.
- Use additional copper layers or planes to reduce the thermal resistance. Again, connecting the other layers to the ground and NC pins of the ADP3333 is best but not necessary. When connecting the ground pad to other layers, use multiple vias.

OUTLINE DIMENSIONS

8-Lead Mini Small Outline Package [MSOP]

(RM-8) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-187AA



Revision History

Location	Page
8/03—Data Sheet changed from REV. 0 to REV. A	
Changes to Figure 1	1
Updated ORDERING GUIDE	3
Updated Output Capacitor section	6
Updated Calculating Junction Temperature section	7
Updated OUTLINE DIMENSIONS	8