

ANALOG 500 kbps, ESD Protected, Half-/Full-Duplex, iCounter Isolated BS_485 Transcoiver iCoupler, Isolated RS-485 Transceiver

ADM2484E

FEATURES

Isolated, RS-485/RS-422 transceiver, configurable as half- or full-duplex

±15 kV ESD protection on RS-485 input/output pins 500 kbps data rate

Complies with ANSI TIA/EIA RS-485-A-1998 and

ISO 8482: 1987(E)

Suitable for 5 V or 3.3 V operation (VDD1)

High common-mode transient immunity: >25 kV/µs

True fail-safe receiver inputs

256 nodes on the bus

Thermal shutdown protection

Safety and regulatory approvals pending

UL recognition

5000 V rms isolation voltage for 1 minute per UL1577

VDE certificate of conformity

DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12

Reinforced insulation, V_{IORM} = 848 V peak

Operating temperature range: -40°C to +85°C

Wide body, 16-lead SOIC package

APPLICATIONS


Isolated RS-485/RS-422 interfaces **Industrial field networks INTERBUS** Multipoint data transmission systems

GENERAL DESCRIPTION

The ADM2484E is an isolated data transceiver with $\pm 15~kV$ ESD protection suitable for high speed, half- or full-duplex communication on multipoint transmission lines. For halfduplex operation, the transmitter outputs and receiver inputs share the same transmission line. Transmitter Output Pin Y links externally to Receiver Input Pin A, and Transmitter Output Pin Z links externally to Receiver Input Pin B.

Designed for balanced transmission lines, the ADM2484E complies with ANSI TIA/EIA RS-485-A-1998 and ISO 8482: 1987(E). The device employs Analog Devices, Inc., iCoupler®

FUNCTIONAL BLOCK DIAGRAM



technology to combine a 3-channel isolator, a three-state differential line driver, and a differential input receiver into a single package.

The differential transmitter outputs and receiver inputs feature electrostatic discharge circuitry that provides protection up to ±15 kV using the human body model (HBM). The logic side of the device can be powered with either a 5 V or a 3.3 V supply, whereas the bus side requires an isolated 3.3 V supply.

The device has current-limiting and thermal shutdown features to protect against output short circuits and situations where bus contention causes excessive power dissipation.

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications	3
Timing Specifications	4
Package Characteristics	4
Regulatory Information (Pending)	4
Insulation and Safety-Related Specifications	5
VDE 0884 Insulation Characteristics (Pending)	5
Absolute Maximum Ratings	6
ESD Caution	6
Pin Configuration and Function Descriptions	7
Typical Performance Characteristics	8

Test Circuits
Switching Characteristics
Circuit Description
Electrical Isolation
Truth Tables
Thermal Shutdown
True Fail-Safe Receiver Inputs
Magnetic Field Immunity
Applications Information
Isolated Power Supply Circuit14
PC Board Layout14
Typical Applications
Outline Dimensions
Ordering Guide

REVISION HISTORY

5/08—Revision 0: Initial Version

SPECIFICATIONS

All voltages are relative to their respective grounds, $3.0~V \le V_{DD1} \le 5.5~V$ and $3.0~V \le V_{DD2} \le 3.6~V$, all minimum/maximum specifications apply over the entire recommended operation range, all typical specifications are at $T_A = 25^{\circ}C$, $V_{DD1} = 5~V$, and $V_{DD2} = 3.3~V$, unless otherwise noted.

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
SUPPLY CURRENT						
Power Supply Current, Logic Side						
TxD/RxD Data Rate = 500 kbps	I _{DD1}			2.0	mA	Unloaded
				2.0	mA	$V_{DD2} = 5.5 \text{ V}$, half duplex configuration, $R_{\text{TERMINATION}} = 120 \Omega$, see Figure 20
Power Supply Current, Bus Side	1.			2.0	4	l lielee de d
TxD/RxD Data Rate = 500 kbps	I _{DD2}			3.0	mA	Unloaded
				40	mA	$V_{DD2} = 5.5 \text{ V}$, half duplex configuration, $R_{\text{TERMINATION}} = 120 \Omega$, see Figure 20
DRIVER						
Differential Outputs						
Differential Output Voltage	V _{OD}	2.0		3.6	V	Loaded, R_L = 100 Ω (RS-422), see Figure 14
		1.5		3.6	V	$R_L = 54 \Omega$ (RS-485), see Figure 14
		1.5		3.6	V	$-7 \text{ V} \leq V_{\text{TEST}} \leq 12 \text{ V}$, see Figure 15
$\Delta V_{OD} $ for Complementary Output States	$\Delta V_{OD} $			0.2	V	$R_L = 54 \Omega$ or 100 Ω , see Figure 14
Common-Mode Output Voltage	Voc			3.0	V	$R_L = 54 \Omega$ or 100 Ω , see Figure 14
$\Delta V_{OC} $ for Complementary Output States	$\Delta V_{OC} $			0.2	V	$R_L = 54 \Omega$ or 100 Ω , see Figure 14
Output Leakage Current (Y, Z Pins)	lo			+30	μΑ	$DE = 0 \text{ V}, V_{DD2} = 0 \text{ V or } 5 \text{ V}, V_{IN} = +12 \text{ V}$
		-30			μΑ	$DE = 0 \text{ V}, V_{DD2} = 0 \text{ V or } 5 \text{ V}, V_{IN} = -7 \text{ V}$
Short-Circuit Output Current	los			250	mA	
Logic Inputs (DE, \overline{RE} , TxD)						
Input Threshold Low	V _{IL}	$0.25 \times V_{DD1}$			V	
Input Threshold High	V _{IH}			$0.7 \times V_{DD1}$	V	
Input Current	l _l	-10	+0.01	+10	μΑ	
RECEIVER						
Differential Inputs						
Differential Input Threshold Voltage	V_{TH}	-200	-125	-30	mV	$-7 \text{ V} < \text{V}_{\text{CM}} < +12 \text{ V}$
Input Voltage Hysteresis	V _{HYS}		15		mV	$V_{OC} = 0 V$
Input Current (A, B)	l _i			+125	μΑ	$DE = 0 \text{ V}, V_{DD} = 0 \text{ V or } 3.6 \text{ V}, V_{IN} = +12 \text{ V}$
		-100			μΑ	$DE = 0 \text{ V}, V_{DD} = 0 \text{ V or } 3.6 \text{ V}, V_{IN} = -7 \text{ V}$
Line Input Resistance	R _{IN}	96			kΩ	$-7 \text{ V} < \text{V}_{CM} < +12 \text{ V}$
Tristate Leakage Current	I _{OZR}			±1	μΑ	$V_{DD1} = 5 \text{ V, } 0 \text{ V} < V_{OUT} < V_{DD1}$
Logic Outputs						
Output Voltage Low	V_{OLRxD}		0.2	0.4	V	$I_{ORxD} = 1.5 \text{ mA}, V_A - V_B = -0.2 \text{ V}$
Output Voltage High	V_{OHRxD}	$V_{DD1} - 0.3$	$V_{DD1}-0.2$		V	$I_{ORXD} = -1.5 \text{ mA}, V_A - V_B = +0.2 \text{ V}$
Short-Circuit Current				100	mA	
COMMON-MODE TRANSIENT IMMUNITY ¹		25			kV/μs	$V_{CM} = 1$ kV, transient magnitude = 800 V

¹ CM is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. V_{CM} is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

TIMING SPECIFICATIONS

 $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}.$

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DRIVER						
Propagation Delay	t _{DPLH} , t _{DPHL}	250		700	ns	$R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 \text{ pF}$, see Figure 16 and Figure 21
Differential Driver Output Skew (t _{DPLH} – t _{DPHL})	tdskew			100	ns	$R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100$ pF, see Figure 16 and Figure 21
Rise Time/Fall Time	t _{DR} , t _{DF}	200	450	1100	ns	$R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 \text{ pF}$, see Figure 16 and Figure 21
Enable Time	t _{ZL} , t _{ZH}			1.5	μs	$R_L = 110 \Omega$, $C_L = 50 pF$, see Figure 18 and Figure 22
Disable Time	t _{LZ} , t _{HZ}			200	ns	$R_L = 110 \Omega$, $C_L = 50 pF$, see Figure 18 and Figure 22
RECEIVER						
Propagation Delay	t _{PLH} , t _{PHL}			200	ns	C _L = 15 pF, see Figure 17 and Figure 23
Pulse Width Distortion, $PWD = t_{PLH} - t_{PHL} $	t PWD			30	ns	C _L = 15 pF, see Figure 17 and Figure 23
Enable Time	tzL, tzH			13	ns	$R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, see Figure 19 and Figure 24
Disable Time	t _{LZ} , t _{HZ}			13	ns	$R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, see Figure 19 and Figure 24

PACKAGE CHARACTERISTICS

Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
RESISTANCE						
Resistance (Input-to-Output) ¹	R _{I-O}		1012		Ω	
CAPACITANCE						
Capacitance (Input-to-Output) ¹	_C _{I-O} _		3		_pF	<u>f = 1 MHz</u>
Input Capacitance ²	Cı		4		рF	
THERMAL RESISTANCE						
Input IC Junction-to-Case	Өлсі		33		°C/W	Thermocouple located at center of package underside
Output IC Junction-to-Case	θιсο		28		°C/W	

¹ Device considered a 2-terminal device: Pin 1 to Pin 8 are shorted together and Pin 9 to Pin16 are shorted together.

REGULATORY INFORMATION (PENDING)

Table 4.

UL ¹	VDE ²
1577 Component Recognition Program (Pending)	To be certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 ²
5000 V rms Isolation Voltage	Reinforced insulation, 846 V peak

² Input capacitance is from any input data pin to ground.

¹ In accordance with UL1577, each ADM2484E is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 second (current leakage detection limit = 10 μA). ² In accordance with DIN V VDE V 0884-10, each ADM2484E is proof tested by applying an insulation test voltage ≥ 1590 V peak for 1 second (partial discharge detection limit = 5 pC).

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 5.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		5000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	7.7	mm min	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	8.1	mm min	Measured from input terminals to output terminals, shortest distance along body
Minimum Internal Gap (Internal Clearance)		0.017	mm min	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89)

VDE 0884 INSULATION CHARACTERISTICS (PENDING)

This isolator is suitable for basic electrical isolation only within the safety limit data. Maintenance of the safety data must be ensured by means of protective circuits.

Table 6.

Description	Conditions	Symbol	Characteristic	Unit
CLASSIFICATIONS				
Installation Classification per DIN VDE 0110 for Rated Mains Voltage				
≤300 V rms			I to IV	
≤450 V rms			l to II	
≤600 V rms			l to II	
Climatic Classification			40/105/21	
Pollution Degree	DIN VDE 0110, see Table 1		2	
VOLTAGE				
Maximum Working Insulation Voltage		V_{IORM}	848	V_{PEAK}
Input-to-Output Test Voltage		V_{PR}		
Method b1	$V_{IORM} \times 1.875 = V_{PR}$, 100% production tested, $t_m = 1$ sec, partial discharge < 5 pC		1590	V_{PEAK}
Method a				
After Environmental Tests, Subgroup 1	$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC		1357	V _{PEAK}
After Input and/or Safety Test, Subgroup 2/Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC		1018	V_{PEAK}
Highest Allowable Overvoltage	(Transient overvoltage, t _{TR} = 10 sec)	V_{TR}	6000	V_{PEAK}
SAFETY-LIMITING VALUES	Maximum value allowed in the event of a failure, see Figure 9			
Case Temperature		Ts	150	°C
Input Current		Is, INPUT	265	mA
Output Current		I _S , OUTPUT	335	mA
Insulation Resistance at Ts	$V_{10} = 500 \text{ V}$	Rs	>109	Ω

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted. Each voltage is relative to its respective ground.

Table 7.

Parameter	Rating		
V _{DD1}	−0.5 V to +7 V		
V_{DD2}	−0.5 V to +6 V		
Logic Input Voltages	$-0.5 \text{ V to V}_{DD1} + 0.5 \text{ V}$		
Bus Terminal Voltages	−9 V to +14 V		
Logic Output Voltages	$-0.5 \text{ V to V}_{DD1} + 0.5 \text{ V}$		
Average Output Current per Pin	±35 mA		
ESD (Human Body Model) on A, B, Y,	±15 kV		
and Z Pins			
Storage Temperature Range	−55°C to +150°C		
Ambient Operating Temperature Range	-40°C to +85°C		
θ_{JA} Thermal Impedance	73°C/W		

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply individually only, not in combination.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 8. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V_{DD1}	Power Supply (Logic Side). Decoupling capacitor to GND ₁ required; capacitor value should be between 0.01 μF and 0.1 μF.
2	GND₁	Ground (Logic Side).
3	RxD	Receiver Output.
4	RE	Receiver Enable Input. Active low logic input. When this pin is low, the receiver is enabled; when this pin is high, the receiver is disabled.
5	DE	Driver Enable Input. Active high logic input. When this pin is high, the driver (transmitter) is enabled; when this pin is low, the driver is disabled.
6	TxD	Transmit Data.
7	NC	No Connect. This pin must be left floating.
8	GND₁	Ground (Logic Side).
9	GND ₂	Ground (Bus Side).
10	NC	No Connect. This pin must be left floating.
11	Υ	Driver Noninverting Output.
12	Z	Driver Inverting Output.
13	В	Receiver Inverting Input.
14	Α	Receiver Noninverting Input.
15	GND ₂	Ground (Bus Side).
16	V_{DD2}	Power Supply (Bus Side). Decoupling capacitor to GND_2 required; capacitor value should be between 0.01 μ F and 0.1 μ F.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. IDD1 Supply Current vs. Temperature (See Figure 20)




Figure 4. IDD2 Supply Current vs. Temperature (See Figure 20)




Figure 5. Driver Propagation Delay vs. Temperature




Figure 6. Receiver Propagation Delay vs. Temperature




Figure 7. Driver/Receiver Propagation Delay, Low to High $(R_L = 54 \ \Omega, C_{L1} = C_{L2} = 100 \ pF)$




Figure 8. Driver/Receiver Propagation Delay, High to Low $(R_L = 54 \Omega, C_{L1} = C_{L2} = 100 \text{ pF})$




Figure 9. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per VDE 0884




Figure 12. Receiver Output High Voltage vs. Temperature, $I_{RxD} = -4 \text{ mA}$




Figure 10. Output Current vs. Receiver Output High Voltage




Figure 13. Receiver Output Low Voltage vs. Temperature, $I_{RxD} = +4 \text{ mA}$




Figure 11. Output Current vs. Receiver Output Low Voltage

TEST CIRCUITS




Figure 14. Driver Voltage Measurement





Figure 15. Driver Voltage Measurement



0V OR 3V O DE O-

Figure 18. Driver Enable/Disable




Figure 16. Driver Propagation Delay




Figure 19. Receiver Enable/Disable





Figure 20. Supply Current Measurement Test Circuit

SWITCHING CHARACTERISTICS






Figure 21. Driver Propagation Delay, Rise/Fall Timing




Figure 22. Driver Enable/Disable Delay




Figure 23. Receiver Propagation Delay




Figure 24. Receiver Enable/Disable Delay

CIRCUIT DESCRIPTION

ELECTRICAL ISOLATION

In the ADM2484E, electrical isolation is implemented on the logic side of the interface. Therefore, the part has two main sections: a digital isolation section and a transceiver section (see Figure 25). The driver input signal, which is applied to the TxD pin and referenced to the logic ground (GND_1) , is coupled across an isolation barrier to appear at the transceiver section referenced to the isolated ground (GND_2) . Similarly, the receiver input, which is referenced to the isolated ground in the transceiver section, is coupled across the isolation barrier to appear at the RxD pin referenced to the logic ground.

iCoupler Technology

The digital signals transmit across the isolation barrier using *i*Coupler technology. This technique uses chip scale transformer windings to couple the digital signals magnetically from one side of the barrier to the other. Digital inputs are encoded into waveforms that are capable of exciting the primary transformer winding. At the secondary winding, the induced waveforms are decoded into the binary value that was originally transmitted.

Positive and negative logic transitions at the input cause narrow (\sim 1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than \sim 1 µs, a periodic set of refresh pulses, indicative of the correct input state, are sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than about 5 µs, then the input side is assumed to be unpowered or nonfunctional, in which case the output is forced to a default state (see Table 10).




Figure 25. Digital Isolation and Transceiver Sections

TRUTH TABLES

The truth tables in this section use the abbreviations shown in Table 9.

Table 9. Truth Table Abbreviations

Letter	Description
Н	High level
L	Low level
1	Indeterminate
Χ	Irrelevant
Z	High impedance (off)
NC	Disconnected

Table 10. Transmitting

Suppl	y Status	li	nputs	Outputs		
V _{DD1}	V _{DD2}	DE	TxD	Υ	Z	
On	On	Н	Н	Н	L	
On	On	Н	L	L	Н	
On	On	L	X	Z	Z	
On	Off	Χ	X	Z	Z	
Off	On	L	X	Z	Z	
Off	Off	Χ	X	Z	Z	

Table 11. Receiving

Supply Status		Inputs		Output
V _{DD1}	V _{DĐ2}	- A - B (V)-	RE	RxD
On	On	> -0.03	L or NC	Н
On	On	<-0.2	L or NC	L
On	On	-0.2 < A - B < -0.03	L or NC	1
On	On	Inputs open	L or NC	Н
On	On	X	Н	Z
On	Off	X	L or NC	Н
Off	Off	X	L or NC	L

THERMAL SHUTDOWN

The ADM2484E contains thermal shutdown circuitry that protects the part from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature under this condition and disables the driver outputs. This circuitry is designed to disable the driver outputs when a die temperature of 150°C is reached. As the device cools, the drivers re-enable at a temperature of 140°C.

TRUE FAIL-SAFE RECEIVER INPUTS

The receiver inputs have a true fail-safe feature ensuring that the receiver output is high when the inputs are open or shorted. During line-idle conditions, when no driver on the bus is enabled, the voltage across a terminating resistor at the receiver input decays to 0 V. With traditional transceivers, receiver input thresholds specified between -200 mV and +200 mV mean that external bias resistors are required on the A and B pins to ensure that the receiver outputs are in a known state. The true fail-safe receiver input feature eliminates the need for bias resistors by specifying the receiver input threshold between -30 mV and -200 mV. The guaranteed negative threshold means that when the voltage between A and B decays to 0 V; the receiver output is guaranteed to be high.

MAGNETIC FIELD IMMUNITY

The limitation on the magnetic field immunity of the *i*Coupler is set by the condition in which an induced voltage in the receiving coil of the transformer is large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADM2484E is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater then 1 V. The decoder has a sensing threshold of about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated.

The voltage induced across the receiving coil is given by

$$V = \left(\frac{-d\beta}{dt}\right) \sum \pi r_n^2 \; ; \; n = 1, 2, \dots, N$$

where:

 β is the magnetic flux density (gauss). N is the number of turns in the receiving coil. r_n is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil and an imposed requirement that the induced voltage is, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field can be determined using Figure 26.




Figure 26. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse and is the worst-case polarity, it reduces the received pulse from $>1.0~\rm V$ to 0.75 V, still well above the 0.5 V sensing threshold of the decoder.

Figure 27 shows the magnetic flux density values in terms of more familiar quantities, such as maximum allowable current flow at given distances away from the ADM2484E transformers.




Figure 27. Maximum Allowable Current for Various Current-to-ADM2484E Spacings

With combinations of strong magnetic field and high frequency, any loops formed by PCB traces can induce error voltages large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

APPLICATIONS INFORMATION ISOLATED POWER SUPPLY CIRCUIT

The ADM2484E requires isolated power capable of 3.3 V at up to approximately 75 mA (this current is dependent on the data rate and termination resistors used) to be supplied between the $V_{\rm DD2}$ and the GND2 pins. A transformer driver circuit with a center tapped transformer and LDO can be used to generate the isolated 5 V supply, as shown in Figure 28. The center tapped transformer provides electrical isolation of the 5 V power supply. The primary winding of the transformer is excited with a pair of square waveforms that are 180° out of phase with each other. A pair of Schottky diodes and a smoothing capacitor are used to create a rectified signal from the secondary winding. The ADP3330 linear voltage regulator provides a regulated power supply to the bus-side circuitry ($V_{\rm DD2}$) of the ADM2484E.




Figure 28. Isolated Power Supply Circuit

PC BOARD LAYOUT

The ADM2484E isolated RS-485 transceiver requires no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 29). Bypass capacitors are conveniently connected between Pin 1 and Pin 2 for $V_{\rm DD1}$ and between Pin 15 and Pin 16 for $V_{\rm DD2}$. Best practice suggests the following:

- A capacitor value between 0.01 μF and 0.1 μF.
- A total lead length between both ends of the capacitor and the input power supply pin that does not exceed 20 mm.
- Unless the ground pair on each package side is connected close to the package, consider bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16.




Figure 29. Recommended PCB Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout so that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.

TYPICAL APPLICATIONS

Figure 30 and Figure 31 show typical applications of the ADM2484E in half-duplex and full-duplex RS-485 network configurations. Up to 256 transceivers can be connected to the RS-485 bus. To minimize reflections, the line must be terminated

at the receiving end in its characteristic impedance, and stub lengths off the main line must be kept as short as possible. For half-duplex operation, this means that both ends of the line must be terminated, because either end can be the receiving end.




Figure 30. ADM2484E Typical Half-Duplex RS-485 Network





Figure 31. ADM2484E Typical Full -Duplex RS-485 Network

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 32. 16-Lead Standard Small Outline Package [SOIC_W]
Wide Body
(RW-16)
Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADM2484EBRWZ ¹	-40°C to +85°C	16-Lead Wide Body SOIC_W	RW-16
ADM2484EBRWZ-REEL7 ¹	−40°C to +85°C	16-Lead Wide Body SOIC_W	RW-16

¹ Z = RoHS Compliant Part.

