

# LC<sup>2</sup>MOS Precision 5 V Quad SPST Switches

# ADG661/ADG662/ADG663


#### **FEATURES**

+5 V, ±5 V Power Supplies Ultralow Power Dissipation (<0.5 μW) Low Leakage (<100 pA) Low On Resistance (<50 Ω) Fast Switching Times Low Charge Injection TTL/CMOS Compatible TSSOP Package

#### **APPLICATIONS**

Battery Powered Instruments Single Supply Systems Remote Powered Equipment +5 V Supply Systems Computer Peripherals such as Disk Drives Precision Instrumentation Audio and Video Switching Automatic Test Equipment Precision Data Acquisition Sample Hold Systems Communication Systems

#### FUNCTIONAL BLOCK DIAGRAM



#### **GENERAL DESCRIPTION**

The ADG661, ADG662 and ADG663 are monolithic CMOS devices comprising four independently selectable switches. These switches feature low, well-controlled on resistance and wide analog signal range, making them ideal for precision analog signal switching.

They are fabricated using Analog Devices' advanced linear compatible CMOS (LC<sup>2</sup>MOS) process, which offers benefits of low leakage currents, ultralow power dissipation and low capacitance for fast switching speeds with minimum charge injection.

The on resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion when switching audio signals. Fast switching speed coupled with high signal bandwidth also make the parts suitable for video signal switching. CMOS construction ensures ultralow power dissipation making the parts ideally suited for portable and battery powered instruments.

The ADG661, ADG662 and ADG663 contain four independent SPST switches. The ADG661 and ADG662 differ only in that the digital control logic is inverted. The ADG661 switches are turned on with a logic low on the appropriate control input, while a logic high is required for the ADG662. The ADG663 has two switches with digital control logic similar to that of the ADG661, while the logic is inverted on the other two switches.

#### REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Each switch conducts equally well in both directions when ON and has an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

#### **PRODUCT HIGHLIGHTS**

- 1. +5 V Single Supply Operation The ADG661, ADG662 and ADG663 offer high performance, including low on resistance and wide signal range, fully specified and guaranteed with  $\pm 5$  V and +5 V supply rails.
- 2. Ultralow Power Dissipation CMOS construction ensures ultralow power dissipation.
- 3. Low  $R_{ON}$
- 4. Break-Before-Make Switching This prevents channel shorting when the switches are configured as a multiplexer.

# ADG661/ADG662/ADG663-SPECIFICATIONS<sup>1</sup>

Dual Supply ( $V_{DD}$  = +5 V ± 10%,  $V_{SS}$  = -5 V ± 10%, GND = 0 V, unless otherwise noted)

	<b>B</b> Versions			
Parameter	+25°C	-40°C to +85°C	Units	<b>Test Conditions/Comments</b>
ANALOG SWITCH				
Analog Signal Range		V <sub>DD</sub> to V <sub>SS</sub>	V	
R <sub>ON</sub>	30	22 55	Ω typ	$V_{\rm D} = -3.5$ V to $+3.5$ V, $I_{\rm S} = -10$ mA
0	38	50	$\Omega$ max	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
LEAKAGE CURRENTS				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	$\pm 0.025$		nA typ	$V_{\rm D} = \pm 4.5 \text{ V}, V_{\rm S} = \pm 4.5 \text{ V};$
0 2 1	$\pm 0.1$	$\pm 2.5$	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	$\pm 0.025$		nA typ	$V_{\rm D} = \pm 4.5 \text{ V}, V_{\rm S} = \pm 4.5 \text{ V};$
0 -	$\pm 0.1$	$\pm 2.5$	nA max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	$\pm 0.05$		nA typ	$V_{\rm D} = V_{\rm S} = \pm 4.5 \text{ V};$
	$\pm 0.2$	$\pm 5$	nA max	Test Circuit 3
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current				
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		$\pm 0.1$	μA max	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
t <sub>on</sub>	150		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF;$
		275	ns max	$V_{\rm S} = \pm 3$ V; Test Circuit 4
t <sub>OFF</sub>	55		ns typ	$R_{\rm L} = 300 \ \Omega, \ C_{\rm L} = 35 \ \rm pF;$
		120	ns max	$V_{\rm S} = \pm 3$ V; Test Circuit 4
Break-Before-Make Time Delay, t <sub>D</sub>	80		ns typ	$R_{\rm L} = 300 \ \Omega, \ C_{\rm L} = 35 \ \rm pF;$
(ADG663 Only)			51	$V_{S1} = V_{S2} = +3$ V; Test Circuit 5
Charge Injection	6		pC typ	$V_{\rm S} = 0 \text{ V}, \text{ R}_{\rm S} = 0 \Omega, \text{ C}_{\rm L} = 10 \text{ nF};$
				Test Circuit 6
OFF Isolation	70		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
				Test Circuit 7
Channel-to-Channel Crosstalk	90		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
C <sub>S</sub> (OFF)	9		nE tun	Test Circuit 8 f = 1 MHz
$C_{\rm S}$ (OFF) $C_{\rm D}$ (OFF)	9		pF typ	f = 1 MHz
$C_{\rm D}$ (OFF) $C_{\rm D}$ , $C_{\rm S}$ (ON)	28		pF typ	f = 1 MHz
	20		pF typ	
POWER REQUIREMENTS			V	
V		+4.5/5.5 -4.5/5.5	V min/max	
V <sub>DD</sub>	0.0001	-4.3/3.3	V min/max	
I <sub>DD</sub>	0.0001	1	μA typ	$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
T	0.0001	1	$\mu A \max$	Digital Inputs = 0 V or 5 V
I <sub>SS</sub>	0.0001	1	μA typ	
		1	μA max	

NOTES

<sup>1</sup>Temperature ranges are as follows: B Versions, -40°C to +85°C. <sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

	<b>B</b> Versions				
Parameter	+25°C	-40°C to +85°C	Units	<b>Test Conditions/Comments</b>	
ANALOG SWITCH					
Analog Signal Range		0 V to V <sub>DD</sub>	V		
R <sub>ON</sub>	45		Ω typ	$V_D = 0 V$ to +3.5 V, $I_S = -10 mA$ ;	
	68	75	$\Omega$ max	$V_{DD} = +4.5 \text{ V}$	
LEAKAGE CURRENTS				$V_{DD} = +5.5 V$	
Source OFF Leakage I <sub>S</sub> (OFF)	$\pm 0.025$		nA typ	$V_D = 4.5 \text{ V}/1 \text{ V}, V_S = 1 \text{ V}/4.5 \text{ V};$	
<b>U</b>	±0.1	$\pm 2.5$	nA max	Test Circuit 2	
Drain OFF Leakage I <sub>D</sub> (OFF)	$\pm 0.025$		nA typ	$V_D = 4.5 \text{ V}/1 \text{ V}, V_S = 1 \text{ V}/4.5 \text{ V};$	
-	±0.1	$\pm 2.5$	nA max	Test Circuit 2	
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	$\pm 0.05$		nA typ	$V_D = V_S = +4.5 \text{ V/}+1 \text{ V};$	
-	±0.2	$\pm 5$	nA max	Test Circuit 3	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.4	V min		
Input Low Voltage, V <sub>INL</sub>		0.8	V max		
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$	
		$\pm 0.1$	μA max		
DYNAMIC CHARACTERISTICS <sup>2</sup>					
t <sub>ON</sub>	250		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;	
		400	ns max	$V_S = +2 V$ ; Test Circuit 4	
t <sub>OFF</sub>	45		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;	
		100	ns max	$V_S = +2 V$ ; Test Circuit 4	
Break-Before-Make Time Delay, $t_D$	140		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;	
(ADG663 Only)				$V_{S1} = V_{S2} = +2$ V; Test Circuit 5	
Charge Injection	—12—		— -pC-typ	$V_{\rm S} = 0 \text{ V}, \text{ R}_{\rm S} = 0 \Omega, \text{ C}_{\rm L} = 10 \text{ nF};$	
	~			Test Circuit 6	
OFF Isolation	70		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Test Circuit 7	
Channel-to-Channel Crosstalk	90		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$	
Chamilei-to-Chamilei Crosstaik	90		ив тур	$R_L = 50.22, C_L = 5 \text{ pr}, T = T \text{ MHz}$ Test Circuit 8	
C <sub>S</sub> (OFF)	9		pF typ	f = 1 MHz	
$C_{\rm D}$ (OFF)	9		pF typ	f = 1 MHz	
$C_{\rm D}, C_{\rm S}$ (ON)	28		pF typ	f = 1 MHz	
POWER REQUIREMENTS					
V <sub>DD</sub>		+4.5/5.5	V min/max		
I <sub>DD</sub>	0.0001		µA typ	$V_{DD} = +5.5 V$	
		1	µA max	Digital Inputs = 0 V or 5 V	

# Single Supply ( $V_{DD}$ = +5 V ± 10%, $V_{SS}$ = 0 V, GND = 0 V, unless otherwise noted)

NOTES

<sup>1</sup>Temperature ranges are as follows: B Versions,  $-40^{\circ}$ C to  $+85^{\circ}$ C. <sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

$V_{DD}$ to $V_{SS}$ +44 V
$V_{DD}$ to GND0.3 V to +25 V
V <sub>SS</sub> to GND
Analog, Digital Inputs <sup>2</sup> $V_{SS}$ –2 V to $V_{DD}$ +2 V or
30 mA, Whichever Occurs First
Continuous Current, S or D 30 mA
Peak Current, S or D 100 mA
(Pulsed at 1 ms, 10% Duty Cycle max)
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature
TSSOP Package, Power Dissipation
$\theta_{JA}$ Thermal Impedance 115°C/W
$\theta_{JC}$ Thermal Impedance $\ldots \ldots \ldots 35^{\circ}C/W$

Lead Temperature, Soldering	
Vapor Phase (60 secs)	. +215°C
Infrared (15 secs)	. +220°C

NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### **ORDERING GUIDE**

Model	Temperature	Package	Package
	Range	Description	Option
ADG661BRU	-40°C to +85°C	16-Lead TSSOP	RU-16
ADG662BRU	-40°C to +85°C	16-Lead TSSOP	RU-16
ADG663BRU	-40°C to +85°C	16-Lead TSSOP	RU-16

#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG661/ADG662/ADG663 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



#### PIN CONFIGURATION

NC = NO CONNECT	IN1 1 D1 2 S1 3 Vss 4 GND 5 S4 6 D4 7 IN4 8	ADG661 ADG662 ADG663 TOP VIEW (Not to Scale)	16 IN2 15 D2 14 S2 13 V <sub>DD</sub> 12 NC 11 S3 10 D3 9 IN3
-----------------	--	--	--

#### Table I. Truth Table (ADG661/ADG662)

ADG661 In	ADG662 In	Switch Condition
0	1	ON
1	0	OFF

#### Table II. Truth Table (ADG663)

Logic	Switch 1, 4	Switch 2, 3
0	OFF	ON
1	ON	OFF

# ADG661/ADG662/ADG663

#### TERMINOLOGY

V <sub>DD</sub>	Most positive power supply potential.	
V <sub>SS</sub>	Most negative power supply potential in dual supplies. In single supply applications, it may be connected to GND.	
GND	Ground (0 V) Reference.	
S	Source Terminal. May be an input or output.	
D	Drain Terminal. May be an input of output.	
IN	Logic Control Input.	
R <sub>ON</sub>	Ohmic resistance between D and S.	
I <sub>S</sub> (OFF)	Source leakage current with the switch "OFF."	
I <sub>D</sub> (OFF)	Drain leakage current with the switch "OFF."	
$I_D$ , $I_S$ (ON)	Channel leakage current with the switch "ON."	
$V_{\rm D}$ (V <sub>S</sub> )	Analog voltage on terminals D, S.	
C <sub>S</sub> (OFF)	"OFF" Switch Source Capacitance.	
C <sub>D</sub> (OFF)	"OFF" Switch Drain Capacitance.	
$C_D, C_S$ (ON)	"ON" Switch Capacitance.	
t <sub>ON</sub>	Delay between applying the digital control input and the output switching on.	
t <sub>OFF</sub>	Delay between applying the digital control input and the output switching off.	
t <sub>D</sub>	"OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another.	
Crosstalk	A measure of unwanted signal which is coupled through from one channel to another _as a result of parasitic capacitance.	
Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.	
Charge Injection	A measure of the glitch impulse transferred from the digital input to analog output during switching.	

# **Typical Performance Characteristics**




Figure 1. On Resistance as a Function of  $V_D$  ( $V_S$ ) Dual Supplies




Figure 2. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures




Figure 3. On Resistance as a Function of  $V_D$  ( $V_S$ ) Single Supply




Figure 4. Supply Current vs. Input Switching Frequency




Figure 7. Leakage Currents as a Function of  $V_D$  ( $V_S$ )




Figure 5. Leakage Currents as a Function of Temperature




Figure 8. Crosstalk vs. Frequency







Figure 6. Off Isolation vs. Frequency

### **Test Circuits**







4. Switching Times




5. Break-Before-Make Time Delay






# Test Circuits (Continued)







8. Channel-to-Channel Crosstalk

#### APPLICATION

Figure 9 illustrates a precise, sample-and-hold circuit. An AD845 is used as the input buffer while the output operational amplifier is an OP07. During the track mode, SW1 is closed and the output  $V_{OUT}$  follows the input signal  $V_{IN}$ . In the hold mode, SW1 is opened and the signal is held by the hold capacitor  $C_{H}$ .

Due to switch and capacitor leakage, the voltage on the hold capacitor will decrease with time. The ADG661/ADG662/ ADG663 minimizes this droop due to its low leakage specifications. The droop rate is further minimized by the use of a polystyrene hold capacitor. The droop rate for the circuit shown is typically 15  $\mu$ V/ $\mu$ s.

A second switch SW2, which operates in parallel with SW1, is included in this circuit to reduce pedestal error. Since both switches will be at the same potential, they will have a differential effect on the op amp OP07 which will minimize charge injection effects. Pedestal error is also reduced by the compensation network  $R_{\rm C}$  and  $C_{\rm C}$ . This compensation network also reduces the hold time glitch while optimizing the acquisition time. Using the illustrated op amps and component values, the pedestal error has a maximum value of 5 mV over the  $\pm 3$  V input range. The acquisition time is 2.5 ms while the settling time is 1.85  $\mu s$ .





Figure 9. Accurate Sample-and-Hold

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).





-8-

PRINTED IN U.S.A.