

# 1.65 V to 3.6 V, Single-Channel Level Translator in SOT-66 Package

# ADG3231

#### **FEATURES**

Operates from 1.65 V to 3.6 V supply rails Unidirectional signal path Up/down level translation Ultracompact 6-lead SOT-66 and SOT-23 packages Output short-circuit protection LVTTL-/CMOS-compatible inputs

#### **APPLICATIONS**


Level translation in PDAs Handsets MP3 players

#### **GENERAL DESCRIPTION**

The ADG3231<sup>1</sup> is a single-channel level translator designed on a submicron process that is guaranteed to operate over the 1.65 V to 3.6 V supply range. The device can be used in applications requiring communication between digital devices operating from multiple supply voltages. The logic levels on each side of the device are set by the two supply voltages,  $V_{CC1}$  for A and  $V_{CC2}$  for Y. The signal path is unidirectional, meaning data can flow only from A to Y.

The ADG3231 can operate with any combination of V<sub>CC1</sub> and V<sub>CC2</sub> supply voltages within the 1.65 V to 3.6 V range, allowing the part to perform either up (V<sub>CC1</sub> < V<sub>CC2</sub>) or down (V<sub>CC1</sub> > V<sub>CC2</sub>) level translation. The output stage is protected against current overload, which can occur when the Y pin is accidentally shorted to the V<sub>CC2</sub> or GND rails.

FUNCTIONAL BLOCK DIAGRAM



The ADG3231 is available in ultracompact packages, the SOT-66 (1.65 mm  $\times$  1.66 mm  $\times$  0.57 mm) and the SOT-23 (2.8 mm  $\times$  2.9 mm  $\times$  1.3 mm), making the part ideal for applications where space is critical.

#### **PRODUCT HIGHLIGHTS**

- 1. Up/down level translation.
- 2. Guaranteed to operate with any supply combination within the 1.65 V to 3.6 V range.
- 3. Output short-circuit protection.
- 4. Available in ultracompact SOT-66 and SOT-23 packages.

<sup>1</sup> Patent pending.

#### Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

### TABLE OF CONTENTS

Features 1
Applications1
Functional Block Diagram1
General Description
Product Highlights 1
Revision History
Specifications

#### **REVISION HISTORY**

5/06—Rev. A to Rev. B	
Deleted Figure 11 and Figure 12	7
Changes to Ordering Guide1	0

#### 12/04—Rev. 0 to Rev. A

Updated FormatU	Jniversal
Added SOT-66 PackageU	Jniversal
Change to Data Sheet Title	1
Changes to Features, Applications, General Description	
and Product Highlights Sections	1
Added Patent Information	1

Absolute Maximum Ratings4
ESD Caution4
Pin Configurations and Function Descriptions5
Typical Performance Characteristics6
Theory of Operation9
Outline Dimensions
Ordering Guide

Changes to Figure 1	1
Changes to Table 1	3
Changes to Figure 2 and Figure 3	
Deleted TPC 1 to TPC 6	6
Changes to Figure 13 through Figure 20	7
Changes to Theory of Operation Section	9
Updated Outline Dimensions	10
Changes to Ordering Guide	10

#### 5/03—Revision 0: Initial Version

Rev. B | Page 2 of 12


### **SPECIFICATIONS**

 $V_{CC1} = V_{CC2} = 1.65 \text{ V}$  to 3.6 V, GND = 0 V. All specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Temperature range for the B version is -40°C to +85°C.

#### Table 1.

Parameter	Symbol	Conditions	Min	Typ¹	Max	Unit
LOGIC INPUTS/OUTPUTS			1			
Input High Voltage <sup>2</sup>	VIH	$V_{CC1} = 3.0 \text{ V to } 3.6 \text{ V}$	1.35			v
		$V_{CC1} = 2.3 V$ to 2.7 V	1.35			V
		V <sub>CC1</sub> = 1.65 V to 1.95 V	0.65 V <sub>CC1</sub>			v
Input Low Voltage <sup>2</sup>	VIL	$V_{CC1} = 3.0 \text{ V}$ to $3.6 \text{ V}$			0.8	V
		$V_{CC1} = 2.3 V$ to 2.7 V			0.7	V
		$V_{CC1} = 1.65 V \text{ to } 1.95 V$			0.35 V <sub>CC1</sub>	V
Output High Voltage	V <sub>OH</sub>	$I_{OH} = -100 \ \mu\text{A}, V_{CC2} = 3.0 \ \text{V} \ \text{to} \ 3.6 \ \text{V}$	2.4			V
		$I_{OH} = -100 \ \mu\text{A}, V_{CC2} = 2.3 \ \text{V} \ \text{to} \ 2.7 \ \text{V}$	2.0			V
		$I_{OH} = -100 \ \mu\text{A}, V_{CC2} = 1.65 \ \text{V} \text{ to } 1.95 \ \text{V}$	V <sub>CC2</sub> - 0.45			V
		$I_{OH} = -4 \text{ mA}, V_{CC2} = 2.3 \text{ V to } 2.7 \text{ V}$	2.0			V
		$I_{OH} = -4 \text{ mA}, V_{CC2} = 1.65 \text{ V to } 1.95 \text{ V}$	V <sub>CC2</sub> - 0.45			V
		$I_{OH} = -8 \text{ mA}, V_{CC2} = 3.0 \text{ V to } 3.6 \text{ V}$	2.4			V
Output Low Voltage	Vol	$I_{OL} = 100 \ \mu\text{A}, V_{CC2} = 3.0 \ \text{V} \text{ to } 3.6 \ \text{V}$			0.4	V
		$I_{OL} = 100 \ \mu\text{A}, V_{CC2} = 2.3 \ \text{V} \ \text{to} \ 2.7 \ \text{V}$			0.4	V
		$I_{OL} = 100 \ \mu A$ , $V_{CC2} = 1.65 \ V$ to $1.95 \ V$			0.45	V
		$I_{OL} = 4 \text{ mA}, V_{CC2} = 2.3 \text{ V to } 2.7 \text{ V}$			0.4	V
		$I_{OL} = 4 \text{ mA}, V_{CC2} = 1.65 \text{ V}$ to 1.95 V			0.45	V
		$I_{OL} = 8 \text{ mA}, V_{CC2} = 3.0 \text{ V to } 3.6 \text{ V}$			0.4	V
SWITCHING CHARACTERISTICS <sup>2</sup>						
Propagation Delay, t <sub>PD</sub> A to Y	_ t <sub>PHL</sub> , t <sub>PLH</sub>	$\pm$ 3.3 V $\pm$ 0.3 V, C <sub>L</sub> = 30 pF, see Figure 2 $\pm$		4	6.5	ns
Propagation Delay, tPD A to Y	tphl, tplh	2.5 V $\pm$ 0.2 V, C <sub>L</sub> = 30 pF, see Figure 2		4.5	6.5	ns
Propagation Delay, t <sub>PD</sub> A to Y	t <sub>PHL</sub> , t <sub>PLH</sub>	1.8 V $\pm$ 0.15 V, C_L = 30 pF, see Figure 2		6.5	10.25	ns
Input Leakage Current		$0 \leq V_{\text{IN}} \leq 3.6  V$			±1	μΑ
Output Leakage Current Io		$0 \leq V_{IN} \leq 3.6 \ V$			±1	μΑ
POWER REQUIREMENTS						
Power Supply Voltages	V <sub>CC1</sub>		1.65		3.6	V
	V <sub>CC2</sub>		1.65		3.6	v
Quiescent Power Supply Current	I <sub>CC1</sub>	Digital inputs = $0 V \text{ or } V_{CC1}$			2	μΑ
	Icc2	Digital inputs = $0 V$ or $V_{CC2}$			2	μA

 $^1$  All typical values are at V<sub>CC1</sub> = V<sub>CC2</sub>, T<sub>A</sub> = 25°C, unless otherwise noted.  $^2$  Guaranteed by design, not subject to production test.



### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}$ C, unless otherwise noted.

#### Table 2.

Parameter	Rating
V <sub>cc</sub> to GND	–0.3 V to +4.6 V
Input Voltage for A	$-0.3$ V to $V_{\text{CC1}}$ + 0.3 V
DC Output Current	25 mA
Operating Temperature Range	
Industrial (B Version)	-40°C to +85°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
$\theta_{JA}$ Thermal Impedance	
6-Lead SOT-23	229°C/W
6-Lead SOT-66	191°C/W (4-layer board)
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature (<20 sec)	235°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Only one absolute maximum rating may be applied at any one time.


#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**






#### Table 3. Pin Function Descriptions

Pin Number				
SOT-23	SOT-66	Mnemonic	Description	
1	6	V <sub>CC1</sub>	Supply Voltage 1. Can be any supply voltage from 1.65 V to 3.6 V.	
2	-	NC	Not internally connected.	
3	5	А	Digital Input Referred to V <sub>CC1</sub> .	
4	3, 4	GND	Device Ground Pin.	
5	2	Y	Digital Output Referred to V <sub>CC2</sub> .	
6	1	V <sub>CC2</sub>	Supply Voltage 2. Can be any supply voltage from 1.65 V to 3.6 V.	










Figure 6. I<sub>CC2</sub> vs. V<sub>CC2</sub>






Figure 7. I<sub>CC1</sub> vs. Temperature








Figure 9. Icc1 vs. Frequency




Figure 10. Icc2 vs. Frequency






Figure 11. Rise/Fall Time vs. Capacitive Load (3.3 V to 1.8 V Level Translation)








Figure 13. Propagation Delay vs. Capacitive Load






Figure 14. Propagation Delay vs. Supply Voltage









Figure 16. Input/Output  $V_{CC1} = 3.3 V$ ,  $V_{CC2} = 1.8 V$ 






Figure 17. Input/Output  $V_{CC1} = 1.8 V$ ,  $V_{CC2} = 3.3 V$ 

Figure 18. Output Voltage vs. Sink and Source Current

\_\_\_\_\_

### **THEORY OF OPERATION**


The ADG3231 is a single-channel level translator designed on a submicron process that is guaranteed to operate over the 1.65 V to 3.6 V supply range. The device can be used in applications requiring communication between digital devices operating from multiple supply voltages. The logic levels on each side of the device are set by the two supply voltages,  $V_{CC1}$  for A, and  $V_{CC2}$  for Y. The signal path is unidirectional, meaning data can flow only from A to Y.

The ADG3231 can operate with any combination of V<sub>CC1</sub> and V<sub>CC2</sub> supply voltages within the 1.65 V to 3.6 V range, allowing the part to perform either up (V<sub>CC1</sub> < V<sub>CC2</sub>) or down (V<sub>CC1</sub> > V<sub>CC2</sub>) level translation.


By limiting the current delivered into the load, for example,  $\sim 1.7$  mA with V<sub>CC2</sub> = 3.6 V, the output stage is protected against current overload, which can occur when the Y pin is accidentally shorted to the V<sub>CC2</sub> or GND rails.

The short-circuit protection circuitry works by limiting the output current when the output voltage exceeds  $V_{OL}$  (A = 0 logic) or is less than  $V_{OH}$  (A = 1 logic) threshold values specified for the  $V_{CC2}$  supply voltage used.


Figure 19 shows a typical application for the ADG3231 where the device performs level translation from  $V_{CC1}$ -compatible levels to  $V_{CC2}$ -compatible levels to allow proper communication between the two digital devices, DEVICE 1 and DEVICE 2.




### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-178-AB Figure 20. 6-Lead Small Outline Transistor Package [SOT-23] (RJ-6) Dimensions shown in millimeters





#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Branding
ADG3231BRJ-REEL	-40°C to +85°C	6-Lead SOT-23	RJ-6	W2B
ADG3231BRJ-REEL7	_40°C to +85°C	6-Lead SOT-23	RJ-6	W2B
ADG3231BRJZ-REEL <sup>1</sup>	-40°C to +85°C	6-Lead SOT-23	RJ-6	W2B #
ADG3231BRJZ-REEL71	-40°C to +85°C	6-Lead SOT-23	RJ-6	W2B #
ADG3231BRYZ-REEL71	-40°C to +85°C	6-Lead SOT-66	RY-6-1	01X <sup>2</sup>

 $^{1}$  Z = Pb-free part, # denotes lead-free may be top or bottom marked.

 $^{2}$  X = date code.

## NOTES

### **NOTES**

©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C03298-0-5/06(B)



www.analog.com

Rev. B | Page 12 of 12