

# 12-Bit Monolithic Multiplying DAC

AD7541A

#### **FEATURES**

Improved Version of AD7541
Full Four-Quadrant Multiplication
12-Bit Linearity (Endpoint)
All Parts Guaranteed Monotonic
TTL/CMOS Compatible
Low Cost
Protection Schottky Diodes Not Required
Low Logic Input Leakage

#### **GENERAL DESCRIPTION**

The Analog Devices AD7541A is a low cost, high performance 12-bit monolithic multiplying digital-to-analog converter. It is fabricated using advanced, low noise, thin film on CMOS technology and is available in a standard 18-lead DIP and in 20-terminal surface mount packages.

The AD7541A is functionally and pin compatible with the industry standard AD7541 device and offers improved specifications and performance. The improved design ensures that the device is latch-up free so no output protection Schottky diodes are required.


This new device uses laser wafer trimming to provide full 12-bit endpoint linearity with several new high performance grades.

#### ORDERING GUIDE<sup>1</sup>

Model <sup>2</sup>	Temperature Range	Relative Accuracy T <sub>MIN</sub> to T <sub>MAX</sub>	Gain Error T <sub>A</sub> = +25°C	Package Options <sup>3</sup>
AD7541AJN	0°C to +70°C	±1 LSB	±6 LSB	N-18
AD7541AKN	0°C to +70°C	±1/2 LSB	±1 LSB	N-18
AD7541AJP	0°C to +70°C	±1 LSB	±6	P-20A
AD7541AKP	0°C to +70°C	±1/2 LSB	±1	P-20A
AD7541AKR	0°C to +70°C	±1/2 LSB	±1	R-18
AD7541AAQ	−25°C to +85°C	±1 LSB	±6 LSB	Q-18
AD7541ABQ	−25°C to +85°C	±1/2 LSB	±1 LSB	Q-18
AD7541ASQ	−55°C to +125°C	±1 LSB	±6 LSB	Q-18
AD7541ATQ	−55°C to +125°C	±1/2 LSB	±1 LSB	Q-18
AD7541ASE	−55°C to +125°C	±1 LSB	±6 LSB	E-20A
AD7541ATE	−55°C to +125°C	±1/2 LSB	±1 LSB	E-20A

#### NOTES

#### FUNCTIONAL BLOCK DIAGRAM



LOGIC: A SWITCH IS CLOSED TO I<sub>OUT1</sub> FOR ITS DIGITAL INPUT IN A "HIGH" STATE.

#### PRODUCT HIGHLIGHTS

**Compatibility:** The AD7541A can be used as a direct replacement for any AD7541-type device. As with the Analog Devices AD7541, the digital inputs are TTL/CMOS compatible and have been designed to have a  $\pm 1~\mu A$  maximum input current requirement so as not to load the driving circuitry.

**Improvements:** The AD7541A offers the following improved specifications over the AD7541:

- 1. Gain Error for all grades has been reduced with premium grade versions having a maximum gain error of ±3 LSB.
- 2. Gain Error temperature coefficient has been reduced to 2 ppm/°C typical and 5 ppm/°C maximum.
- 3. Digital-to-analog charge injection energy for this new device is typically 20% less than the standard AD7541 part.
- 4. Latch-up proof.
- 5. Improvements in laser wafer trimming provides 1/2 LSB max differential nonlinearity for top grade devices over the operating temperature range (vs. 1 LSB on older 7541 types).
- 6. All grades are guaranteed monotonic to 12 bits over the operating temperature range.

#### REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

<sup>&</sup>lt;sup>1</sup>Analog Devices reserves the right to ship either ceramic (D-18) or cerdip (Q-18) hermetic packages.

 $<sup>^2</sup>$ To order MIL-STD-883, Class B process parts, add /883B to part number. Contact local sales office for military data sheet.

 $<sup>^3</sup>$ E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = Small Outline IC.

# $\textbf{AD7541A-SPECIFICATIONS} \ \, (\textbf{V}_{DD} = +15 \, \textbf{V}, \, \textbf{V}_{REF} = +10 \, \textbf{V}; \, \textbf{OUT} \, \textbf{1} = \textbf{OUT} \, \textbf{2} = \textbf{GND} = \textbf{0} \, \textbf{V} \, \textbf{unless otherwise noted})$

Parameter	Version	T <sub>A</sub> = +25°C	$T_{A} = T_{MIN, T_{MAX}}$	Units	Test Conditions/Comments
ACCURACY					
Resolution	All	12	12	Bits	
Relative Accuracy	J, A, S	±1	±1	LSB max	$\pm 1$ LSB = $\pm 0.024\%$ of Full Scale
	K, B, T	±1/2	$\pm 1/2$	LSB max	$\pm 1/2$ LSB = $\pm 0.012\%$ of Full Scale
Differential Nonlinearity	J, A, S	±1	±1	LSB max	All Grades Guaranteed Monotonic
	K, B, T	±1/2	$\pm 1/2$	LSB max	to 12 Bits, T <sub>MIN</sub> to T <sub>MAX</sub> .
Gain Error	J, A, S	±6	±8	LSB max	Measured Using Internal R <sub>FB</sub> and Includes
	K, B, T	±3	±5	LSB max	Effect of Leakage Current and Gain TC.
					Gain Error Can Be Trimmed to Zero.
Gain Temperature Coefficient <sup>2</sup>					
$\Delta Gain/\Delta Temperature$	All	5	5	ppm/°C max	Typical Value Is 2 ppm/°C.
Output Leakage Current					
OUT1 (Pin 1)	J, K	±5	±10	nA max	All Digital Inputs = 0 V.
	A, B	±5	±10	nA max	
	S, T	±5	±200	nA max	
OUT2 (Pin 2)	J, K	±5	±10	nA max	All Digital Inputs = $V_{DD}$ .
	A, B	±5	±10	nA max	
	S, T	±5	±200	nA max	
REFERENCE INPUT					
Input Resistance (Pin 17 to GND)	All	7–18	7–18	kΩ min/max	Typical Input Resistance = $11 \text{ k}\Omega$ .
,					Typical Input Resistance Temperature
					Coefficient = $-300 \text{ ppm/}^{\circ}\text{C}$ .
DIGITAL INPUTS					
V <sub>IH</sub> (Input HIGH Voltage)	All	2.4	2.4	V min	
V <sub>II.</sub> (Input LOW Voltage)	All	0.8	0.8	V max	
I <sub>IN</sub> (Input Current)	All	±1	±1	μA max	Logic Inputs Are MOS Gates. $I_{IN}$ typ (25°C) = 1 nA.
$C_{IN}$ (Input Capacitance) <sup>2</sup>	All	8	8	pF max	$V_{IN} = 0 \text{ V}$
				F	· IN · ·
POWER SUPPLY REJECTION					
$\Delta Gain/\Delta V_{DD}$	All	±0.01	±0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
POWER SUPPLY	_	_		ļ <u> </u>	
$V_{\mathrm{DD}}$ Range	All	+5 to +16	+5 to +16	V min/V max	Accuracy Is Not Guaranteed Over This Range.
$I_{DD}$	All	2	2	mA max	All Digital Inputs V <sub>IL</sub> or V <sub>IH</sub> .
		100	500	μA max	All Digital Inputs 0 V or V <sub>DD</sub> .

## **AC PERFORMANCE CHARACTERISTICS**

These Characteristics are included for Design Guidance only and are not subject to test.  $V_{DD} = +15 \text{ V}$ ,  $V_{IN} = +10 \text{ V}$  except where noted, OUT1 = OUT2 = GND = OV, Output Amp is AD544 except where noted.

Parameter	Version <sup>1</sup>	T <sub>A</sub> = +25°C	$T_{A} = T_{MIN, T_{MAX}}$	Units	Test Conditions/Comments
PROPAGATION DELAY (From Digital Input Change to 90% of Final Analog Output)	All	100	_	ns typ	OUT 1 Load = $100 \Omega$ , $C_{EXT} = 13 pF$ . Digital Inputs = $0 V$ to $V_{DD}$ or $V_{DD}$ to $0 V$ .
DIGITAL TO ANALOG GLITCH IMPULSE	All	1000	_	nV-sec typ	$V_{REF}$ = 0 V. All digital inputs 0 V to $V_{DD}$ or $V_{DD}$ to 0 V. Measured using Model 50K as output amplifier.
MULTIPLYING FEEDTHROUGH ERROR <sup>3</sup> (V <sub>REF</sub> to OUT1)	All	1.0	_	mV p-p typ	$V_{REF} = \pm 10 \text{ V}, 10 \text{ kHz sine wave.}$
OUTPUT CURRENT SETTLING TIME	All	0.6	_	μs typ	To 0.01% of full-scale range. OUT 1 Load = $100 \Omega$ , $C_{\rm EXT}$ = 13 pF. Digital Inputs = 0 V to $V_{\rm DD}$ or $V_{\rm DD}$ to 0 V.
OUTPUT CAPACITANCE  C <sub>OUT1</sub> (Pin 1)  C <sub>OUT2</sub> (Pin 2)  C <sub>OUT1</sub> (Pin 1)  C <sub>OUT2</sub> (Pin 2)	All All All	200 70 70 200	200 70 70 200	pF max pF max pF max pF max	$\begin{aligned} & \text{Digital Inputs} \\ &= V_{\text{IH}} \\ & \text{Digital Inputs} \\ &= V_{\text{IL}} \end{aligned}$

-2-REV. B

¹Temperature range as follows: J, K versions, 0°C to +70°C; A, B versions, −25°C to +85°C; S, T versions, −55°C to +125°C.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design but not production tested.

<sup>&</sup>lt;sup>3</sup>To minimize feedthrough in the ceramic package (Suffix D) the user must ground the metal lid.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS\*

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ to GND $\hdots$ +17 V $\hdots$
$V_{REF}$ to GND
$V_{RFB}$ to GND
Digital Input Voltage to GND $\ldots$ –0.3 V, $V_{DD}$ + 0.3 V
OUT 1, OUT 2 to GND0.3 V, $V_{DD}$ + 0.3 V
Power Dissipation (Any Package)
To +75°C
Derates above $+75^{\circ}$ C

Operating Temperature Range
Commercial (J, K Versions) 0°C to +70°C
Industrial (A, B Versions)25°C to +85°C
Extended (S, T Versions)55°C to +125°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10 secs) +300°C

\*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7541A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



#### **TERMINOLOGY**

#### RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is expressed in % of full-scale range or (sub)multiples of 1 LSB.

#### **DIFFERENTIAL NONLINEARITY**

Differential nonlinearity is the difference between the *measured* change and the *ideal* 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB max over the operating temperature range insures monotonicity.

#### **GAIN ERROR**

Gain error is a measure of the output error between an ideal DAC and the actual device output. For the AD7541A, ideal maximum output is

$$-\left(\frac{4095}{4096}\right)(V_{REF}).$$

Gain error is adjustable to zero using external trims as shown in Figures 4, 5 and 6.

#### **OUTPUT LEAKAGE CURRENT**

Current which appears at OUTI with the DAC loaded to all 0s or at OUT2 with the DAC loaded to all 1s.

#### MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from  $V_{REF}$  terminal to OUT1 with DAC loaded to all 0s.

#### **OUTPUT CURRENT SETTLING TIME**

Time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input stimulus, i.e., 0 to full scale.


#### PROPAGATION DELAY

This is a measure of the internal delay of the circuit and is measured from the time a digital input changes to the point at which the analog output at OUT1 reaches 90% of its final value.

#### DIGITAL-TO-ANALOG CHARGE INJECTION (QDA)

This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified as the area of the glitch in nV secs and is measured with  $V_{REF} = GND$  and a Model 50K as the output op amp, C1 (phase compensation) = 0 pF.

#### PIN CONFIGURATIONS



REV. B –3–

#### GENERAL CIRCUIT INFORMATION

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used—that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.




Figure 1. Functional Diagram (Inputs HIGH)

The input resistance at  $V_{REF}$  (Figure 1) is always equal to  $R_{LDR}$  ( $R_{LDR}$  is the R/2R ladder characteristic resistance and is equal to value "R"). Since  $R_{IN}$  at the  $V_{REF}$  pin is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low temperature coefficient external  $R_{FB}$  is recommended to define scale factor.)

#### **EQUIVALENT CIRCUIT ANALYSIS**

The equivalent circuits for all digital inputs LOW and all digital inputs HIGH are shown in Figures 2 and 3. In Figure 2 with all digital inputs LOW, the reference current is switched to OUT2. The current source  $I_{LEAKAGE}$  is composed of surface and junction leakages to the substrate, while the  $I/_{4096}$  current source represents a constant 1-bit current drain through the termination resistor on the R-2R ladder. The ON capacitance of the output N-channel switch is 200 pF, as shown on the OUT2 terminal. The OFF switch capacitance is 70 pF, as shown on the OUT1 terminal. Analysis of the circuit for all digital inputs HIGH, as shown in Figure 3 is similar to Figure 2; however, the ON switches are now on terminal OUT1, hence the 200 pF at that terminal.




Figure 2. DAC Equivalent Circuit All Digital Inputs LOW




Figure 3. DAC Equivalent Circuit All Digital Inputs HIGH

# APPLICATIONS UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 4 shows the analog circuit connections required for unipolar binary (2-quadrant multiplication) operation. With a dc reference voltage or current (positive or negative polarity) applied at Pin 17, the circuit is a unipolar D/A converter. With an ac reference voltage or current, the circuit provides 2-quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table II.

R1 provides full-scale trim capability [i.e., load the DAC register to 1111 1111 1111, adjust R1 for  $V_{OUT} = -V_{REF} (4095/4096)$ ]. Alternatively, Full Scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

C1 phase compensation (10 pF to 25 pF) may be required for stability when using high speed amplifiers. (C1 is used to cancel the pole formed by the DAC internal feedback resistance and output capacitance at OUT1).

Amplifier A1 should be selected or trimmed to provide  $V_{OS} \leq 10\%$  of the voltage resolution at  $V_{OUT}$ . Additionally, the amplifier should exhibit a bias current which is low over the temperature range of interest (bias current causes output offset at  $V_{OUT}$  equal to  $I_B$  times the DAC feedback resistance, nominally  $11\,k\Omega$ ). The AD544L is a high speed implanted FET input op amp with low factory-trimmed  $V_{OS}$ .




Figure 4. Unipolar Binary Operation

Table I. Recommended Trim Resistor Values vs. Grades

Trim Resistor	JN/AQ/SD	KN/BQ/TD
R1	100 Ω	100 Ω
R2	47 Ω	33 Ω

Table II. Unipolar Binary Code Table for Circuit of Figure 4

Binary Number in DAC MSB LSB			Analog Output, $V_{OUT}$	
1111	1111	1111	$-\mathrm{V_{IN}}\left(rac{4095}{4096} ight)$	
1000	0000	0 0 0 0	$-V_{IN} \left( \frac{2048}{4096} \right) = -1/2 \ V_{IN}$	
0000	0 0 0 0	0001	$-V_{IN}\left(\frac{1}{4096}\right)$	
0000	0000	0000	0 Volts	

# BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

Figure 5 and Table III illustrate the circuitry and code relationship for bipolar operation. With a dc reference (positive or negative polarity) the circuit provides offset binary operation. With an ac reference the circuit provides full 4-quadrant multiplication.

With the DAC loaded to 1000 0000 0000, adjust R1 for  $V_{OUT}$  = 0 V (alternatively, one can omit R1 and R2 and adjust the ratio of R3 to R4 for  $V_{OUT}$  = 0 V). Full-scale trimming can be accomplished by adjusting the amplitude of  $V_{REF}$  or by varying the value of R5.

As in unipolar operation, A1 must be chosen for low  $V_{OS}$  and low  $I_B$ . R3, R4 and R5 must be selected for matching and tracking. Mismatch of 2R3 to R4 causes both offset and full-scale error. Mismatch of R5 to R4 or 2R3 causes full-scale error. C1 phase compensation (10 pF to 50 pF) may be required for stability, depending on amplifier used.




Figure 5. Bipolar Operation (4-Quadrant Multiplication)

Table III. Bipolar Code Table for Offset Binary Circuit of Figure 5

Binary Number in DAC MSB LSB			Analog Output, V <sub>OUT</sub>
1111	1111	1111	$+V_{IN}\left(\frac{2047}{2048}\right)$
1000	0 0 0 0	0 0 0 1	$+V_{IN}\left(\frac{1}{2048}\right)$
1000	0000	0000	0 Volts
0 1 1 1	1111	1111	$-V_{\mathrm{IN}}\left(rac{1}{2048} ight)$
0000	0 0 0 0	0 0 0 0	$-\mathrm{V_{IN}}\left(rac{2048}{2048} ight)$

Figure 6 and Table IV show an alternative method of achieving bipolar output. The circuit operates with sign plus magnitude code and has the advantage of giving 12-bit resolution in each quadrant, compared with 11-bit resolution per quadrant for the circuit of Figure 5. The AD7592 is a fully protected CMOS changeover switch with data latches. R4 and R5 should match each other to 0.01% to maintain the accuracy of the D/A converter. Mismatch between R4 and R5 introduces a gain error.




Figure 6. 12-Bit Plus Sign Magnitude Operation

Table IV. 12-Bit Plus Sign Magnitude Code Table for Circuit of Figure 6

Sign Bit	Binary Number MSB	in DAC LSB	Analog Output, V <sub>OUT</sub>
0	1111 1111	1111	$+V_{\rm IN} \times \left(\frac{4095}{4096}\right)$
0_	0000 0000	0000	0 Volts
1	0000 0000	0000	0 Volts
1	1111 1111	1 1 1 1	$-V_{IN} \times \left(\frac{4095}{4096}\right)$

Note: Sign bit of "0" connects R3 to GND.

REV. B –5–

#### APPLICATIONS HINTS

Output Offset: CMOS D/A converters exhibit a code-dependent output resistance which in turn can cause a code-dependent error voltage at the output of the amplifier. The maximum amplitude of this offset, which adds to the D/A converter nonlinearity, is 0.67  $V_{OS}$  where  $V_{OS}$  is the amplifier input offset voltage. To maintain monotonic operation it is recommended that  $V_{OS}$  be no greater than  $(25\times 10^{-6})~(V_{REF})$  over the temperature range of operation. Suitable op amps are AD517L and AD544L. The AD517L is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset (50  $\mu V$ ) and in most applications will not require an offset trim. The AD544L has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD544L may be necessary in some circuits.

**Digital Glitches:** One cause of digital glitches is capacitive coupling from the digital lines to the OUT1 and OUT2 terminals. This should be minimized by screening the analog pins of the AD7541A (Pins 1, 2, 17, 18) from the digital pins by a ground track run between Pins 2 and 3 and between Pins 16 and 17 of the AD7541A. Note how the analog pins are at one end of the package and separated from the digital pins by  $V_{\rm DD}$  and GND to aid screening at the board level. On-chip capacitive coupling can also give rise to crosstalk from the digital-to-analog sections of the AD7541A, particularly in circuits with high currents and fast rise and fall times.

Temperature Coefficients: The gain temperature coefficient of the AD7541A has a maximum value of 5 ppm/°C and a typical value of 2 ppm/°C. This corresponds to worst case gain shifts of 2 LSBs and 0.8 LSBs, respectively, over a 100°C temperature range. When trim resistors R1 and R2 are used to adjust full-scale range, the temperature coefficient of R1 and R2 should also be taken into account. The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs," Publication Number E630c-5-3/86.

#### SINGLE SUPPLY OPERATION

Figure 7 shows the AD7541A connected in a voltage switching mode. OUT1 is connected to the reference voltage and OUT2 is connected to GND. The D/A converter output voltage is available at the  $V_{REF}$  pin (Pin 17) and has a constant output impedance equal to  $R_{LDR}$ . The feedback resistor  $R_{FB}$  is not used in this circuit.




Figure 7. Single Supply Operation Using Voltage Switching Mode

The reference voltage must always be positive. If OUT1 goes more than 0.3 V less than GND, an internal diode will be turned on and a heavy current may flow causing device damage (the AD7541A is, however, protected from the SCR latch-up phenomenon prevalent in many CMOS devices). Suitable references include the AD580 and AD584.

The loading on the reference voltage source is code-dependent and the response time of the circuit is often determined by the behavior of the reference voltage with changing load conditions. To maintain linearity, the voltage at OUT1 should remain within 2.5 V of GND, for a V<sub>DD</sub> of 15 V. If V<sub>DD</sub> is reduced from 15 V or the reference voltage at OUT1 increased to more than 2.5 V, the differential nonlinearity of the DAC will increase and the linearity of the DAC will be degraded.

#### SUPPLEMENTAL APPLICATION MATERIAL

For further information on CMOS multiplying D/A converters, the reader is referred to the following texts:

CMOS DAC Application Guide, Publication Number G872b-8-1/89 available from Analog Devices.

Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs Application Note, Publication Number E630c-5-3/86 available from Analog Devices.

Analog-Digital Conversion Handbook—available from Analog Devices.


–6– REV. B


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

# 20-Terminal Ceramic Leadless Chip Carrier

20-Lead Plastic Leadless Chip Carrier (E-20A)(P-20A)







18-Lead Plastic DIP (N-18)

0.925 (23.49) 0.845 (21.47) 0.280 (7.11) 0.240 (6.10) 0.325 (8.25) . 0.300 (7.62) 0.195 (4.95) PIN 1 0.115 (2.93) 0.060 (1.52) 0.210 0.015 (0.38) (5.33) MAX 0.130 (3.30) MIN 0.160 (4.06) 0.115 (2.93) 0.015 (0.381) SEATING 0.022 (0.558) 0.100 0.070 (1.77) 0.008 (0.204) PLANE (2.54)0.014 (0.356) 0.045 (1.15)





18-Lead SOIC (R-18)



REV. B -7-