

8-Bit Dual Nonvolatile Memory Digital Potentiometer

AD5232*

FEATURES

Nonvolatile Memory Preset Maintains Wiper Settings Dual Channel, 256-Position Resolution Full Monotonic Operation DNL < 1 LSB 10 k Ω , 50 k Ω , 100 k Ω Terminal Resistance Linear or Log Taper Settings Push-Button Increment/Decrement Compatible SPI-Compatible Serial Data Input with Readback Function 3 V to 5 V Single Supply or ±2.5 V Dual Supply Operation 14 Bytes of User EEMEM Nonvolatile Memory for Constant Storage Permanent Memory Write Protection 100-Year Typical Data Retention T_A = 55°C

APPLICATIONS

Mechanical Potentiometer Replacement Instrumentation: Gain, Offset Adjustment Programmable Voltage-to-Current Conversion Programmable Filters, Delays, Time Constants Line Impedance Matching Power Supply Adjustment DIP Switch Setting

GENERAL DESCRIPTION

The AD5232 device provides a nonvolatile, dual-channel, digitally controlled variable resistor (VR) with 256-position resolution. These devices perform the same electronic adjust-ment function as a potentiometer or variable resistor. The AD5232's versatile programming via a microcontroller allows multiple modes of operation and adjustment.

In the direct program mode a predetermined setting of the RDAC register can be loaded directly from the microcontroller. Another key mode of operation allows the RDAC register to be refreshed with the setting previously stored in the EEMEM register. When changes are made to the RDAC register to establish a new wiper position, the value of the setting can be saved into the EEMEM by executing an EEMEM save operation. Once the settings are saved in the EEMEM register these values will be automatically transferred to the RDAC register to set the wiper position at system power ON. Such operation is enabled by the internal preset strobe and the preset can also be accessed externally.


All internal register contents can be read out of the serial data output (SDO). This includes the RDAC1 and RDAC2 registers, the corresponding nonvolatile EEMEM1 and EEMEM2 registers, and the 14 spare USER EEMEM registers available for constant storage.

*Patent pending.

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM



The basic mode of adjustment is the increment and decrement command controlling the present setting of the Wiper position setting (RDAC) register. An internal scratch pad RDAC register can be moved UP or DOWN one step of the nominal terminal resistance between terminals A and B. This linearly changes the wiper to B terminal resistance (R_{WB}) by one position segment of the devices' end-to-end resistance (R_{AB}). For exponential/logarithmic changes in wiper setting, a left/right shift command adjusts levels in ±6 dB steps, which can be useful for audio and light alarm applications.

The AD5232 is available in a thin TSSOP-16 package. All parts are guaranteed to operate over the extended industrial temperature range of -40° C to $+85^{\circ}$ C. An evaluation board is available, Part Number: AD5232EVAL.




Figure 1. Symmetrical RDAC Operation

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2001

AD5232–SPECIFICATIONS ELECTRICAL CHARACTERISTICS, 10 k Ω , 50 k Ω , 100 k Ω VERSIONS ($V_{DD} = 3 V \pm 10\%$ or $5 V \pm 10\%$ and $V_{SS} = 0 V$, $V_A = +V_{DD}$, $V_B = 0 V$, $-40^{\circ}C < T_A < +85^{\circ}C$ unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS						
RHEOSTAT MODE – Specifications Ap	ply to All VR	S				
Resistor Differential Nonlinearity ²	R-DNL	$R_{WB}, V_A = NC$	-1	$\pm 1/2$	+1	LSB
Resistor Nonlinearity ²	R-INL	R_{WB} , $V_A = NC$	-0.4		+0.4	% FS
Nominal Resistor Tolerance	ΔR_{AB}		-40		+20	%
Resistance Temperature Coefficient	$\Delta R_{AB} / \Delta T$			600		ppm/°C
Wiper Resistance	R _W	$I_W = 100 \ \mu A, V_{DD} = 5.5 \ V, \ Code = 1E_H$		5	100	Ω
	R _W	I_W = 100 $\mu A, V_{DD}$ = 3 V, Code = $1 E_H$		200		Ω
POTENTIOMETER DIVIDER MODE -	– Specificatio	ns Apply to All VRs				
Resolution	Ň		8			Bits
Differential Nonlinearity ³	DNL		-1	$\pm 1/2$	+1	LSB
Integral Nonlinearity ³	INL		-0.4		+0.4	% FS
Voltage Divider Temperature Coefficient	$\Delta V_W / \Delta T$	Code = Half-Scale		15		ppm/°C
Full-Scale Error	V _{WFSE}	Code = Full-Scale	-3		0	% FS
Zero-Scale Error	V _{WZSE}	Code = Zero-Scale	0		+3	% FS
RESISTOR TERMINALS						
Terminal Voltage Range ⁴	V _{A,B,W}		V _{SS}		V_{DD}	V
Capacitance ⁵ Ax, Bx	C _{A,B}	f = 1 MHz, Measured to GND,	55		55	
	,-	Code = Half-Scale		45		pF
Capacitance ⁵ Wx	C _W	f = 1 MHz, Measured to GND,				-
-		Code = Half-Scale		60		pF
Common-Mode Leakage Current ^{5, 6}	I _{CM}	$V_{\rm W} = V_{\rm DD}/2$		0.01	1	μA
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	V _{IH}	With Respect to GND, $V_{DD} = 5 V$	2.4			V
Input Logic Low	V _{IL}	With Respect to GND, $V_{DD} = 5 V$			0.8	V
Input Logic High	V _{IH}	With Respect to GND, V_{DD} = 3 V	2.1			V
Input Logic Low	V _{IL}	With Respect to GND, V _{DD} = 3 V			0.6	V
Input Logic High	V _{IH}	With Respect to GND, $V_{DD} = +2.5$ V,	2.0			V
T . T N T	T 7	$V_{SS} = -2.5 V$		0 5		
Input Logic Low	V _{IL}	With Respect to GND, $V_{DD} = +2.5$ V,		0.5		V
Output Logic High (SDO and RDY)	V _{OH}	$V_{SS} = -2.5 V$ $R_{PULL-UP} = 2.2 k\Omega$ to 5 V	4.9			v
Output Logic Trigh (SDO and KDT) Output Logic Low	V _{OH} V _{OL}	$I_{OL} = 1.6 \text{ mA}, V_{LOGIC} = 5 \text{ V}$	4.5		0.4	V
Input Current	I _{IL}	$V_{\rm IN} = 0$ V or $V_{\rm DD}$			± 2.5	μA
Input Capacitance ⁵		$\mathbf{v}_{\rm IN} = 0 \mathbf{v}_{\rm OI} \mathbf{v}_{\rm DD}$		4	± 2.0	pF
				•		P ¹
POWER SUPPLIES	V	V OV	97		E E	V
Single-Supply Power Range	V _{DD}	$V_{SS} = 0 V$	2.7 + 2.25		5.5 + 2.75	V
Dual-Supply Power Range	V_{DD}/V_{SS}	V = V or $V = CND$	± 2.25	9 F	± 2.75	
Positive Supply Current Programming Mode Current		$V_{IH} = V_{DD}$ or $V_{IL} = GND$		3.5 25	10	μA
Programming Mode Current Read Mode Current ⁷	I _{DD(PG)}	$V_{IH} = V_{DD}$ or $V_{IL} = GND$	0.0	35	0	mA m A
Read Mode Current ⁷	I _{DD(XFR)}	$V_{IH} = V_{DD}$ or $V_{IL} = GND$	0.9	3	9	mA
Negative Supply Current	I _{SS}	$V_{IH} = V_{DD}$ or $V_{IL} = GND$, $V_{IH} = +2.5 V_{IH} V_{IH} = -2.5 V_{IH}$		9 F	10	
Down Dissinction ⁸	р	$V_{DD} = +2.5 \text{ V}, V_{SS} = -2.5 \text{ V}$		3.5	10	μA
Power Dissipation ⁸	P _{DISS} PSS	$V_{IH} = V_{DD}$ or $V_{IL} = GND$		$0.018 \\ 0.002$	$\begin{array}{c} 0.05 \\ 0.01 \end{array}$	mW %/%
Power Supply Sensitivity ⁵	rss	$\Delta V_{\rm DD} = 5~V \pm 10\%$		0.002	0.01	70/ 70

Parameter	Symbol	Conditions	Min	Typ1	Max	Unit
DYNAMIC CHARACTERISTICS ^{5, 9}						
Bandwidth		$-3 \text{ dB}, \text{BW}_{10} \text{ k}\Omega, \text{R} = 10 \text{ k}\Omega$		500		kHz
Total Harmonic Distortion	THDw	$V_{A} = 1 V rms, V_{B} = 0 V, f = 1 kHz,$				
		$R_{AB} = 10 \text{ k}\Omega$		0.022		%
	THDw	$V_{A} = 1 \text{ V rms}, V_{B} = 0 \text{ V}, f = 1 \text{ kHz},$				
		$R_{AB} = 50 \text{ k}\Omega, 100 \text{ k}\Omega$		0.045		%
V _W Settling Time	ts	$V_{DD} = 5 \text{ V}, V_{SS} = 0 \text{ V}, V_A = V_{DD}, V_B = 0 \text{ V},$				
C		$V_W = 0.50\%$ Error Band, Code 00_H to 80_H				
		For $R_{AB} = 10 \text{ k}\Omega/50 \text{ k}\Omega/100 \text{ k}\Omega$		0.65/3/	3	μs
Resistor Noise Voltage	e _{N_WB}	$R_{WB} = 5 k\Omega, f = 1 kHz$		9		nV/\sqrt{Hz}
		Crosstalk (C _{W1} /C _{W2}) C _T				
		$V_A = V_{DD}$, $V_B = 0$ V, Measure V_W with				
		Adjacent VR Making Full-Scale Code Change		-5		nV-s
Analog Crosstalk (C _{W1} /C _{W2})	C _{TA}	$V_{A1} = V_{DD}$, $V_{B1} = 0$ V, Measure V_{W1}				
		with $V_{W2} = 5 V p p @ f = 10 kHz$,				
		$Code_1 = 80_H; Code_2 = FF_H$		-70		dB
INTERFACE TIMING CHARACTER	ISTICS – An	plies to All Parts ^{5, 10}				
Clock Cycle Time (t _{CYC})	t ₁		20			ns
\overline{CS} Setup Time	t ₂		10			ns
CLK Shutdown Time to \overline{CS} Rise	t ₃		1			t _{CYC}
Input Clock Pulsewidth	t ₄ , t ₅	Clock Level High or Low	10			ns
Data Setup Time	t ₆	From Positive CLK Transition	5			ns
Data Hold Time	t ₇	From Positive CLK Transition	5			ns
$\overline{\text{CS}}$ to SDO-SPI Line Acquire	t ₈				40	ns
$\overline{\text{CS}}$ to SDO-SPI Line Release	t ₉				50	ns
CLK to SDO Propagation Delay ¹¹	t ₁₀	$R_{\rm P} = 2.2 \text{ k}\Omega, C_{\rm L} < 20 \text{ pF}$			50	ns
CLK to SDO Data Hold Time	t ₁₁	$R_P = 2.2 \text{ k}\Omega, C_L < 20 \text{ pF}$	0			ns
CS High Pulsewidth ¹²	t ₁₂		10			ns
$\overline{\text{CS}}$ High to $\overline{\text{CS}}$ High ¹²	t 13		4			t _{CYC}
RDY Rise to CS Fall	t 14		0			ns
CS Rise to RDY Fall Time	t 15			0.1	0.15	ms
Read/Store to Nonvolatile EEMEM ¹³	t 16	Applies to Command 2_{H} , 3_{H} , 9_{H}			25	ms
CS Rise to Clock Rise/Fall Setup	t ₁₇		10			ns
Preset Pulsewidth (Asynchronous)	t _{PRW}	Not Shown in Timing Diagram	50			ns
Preset Response Time to RDY High	t _{PRESP}	PR Pulsed Low to Refreshed				
		Wiper Positions		70		μs
FLASH/EE MEMORY RELIABILITY	CHARACT	TERISTICS				
Endurance ¹⁴	I		100			K Cycles
Data Retention ¹⁵				100		Years

¹Typical parameters represent average readings at $25 \,^{\circ}$ C and $V_{DD} = 5 \,$ V.

²Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper postions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. I $_{W} \sim 50 \ \mu A \ @V_{DD} = 2.7 \ V$ and $I_W \sim 400 \ \mu A @ V_{DD} = 5 \ V$ for the $R_{AB} = 10 \ k\Omega$ version, $I_W \sim 50 \ \mu A$ for the $R_{AB} = 50 \ k\Omega$ and $I_W \sim 25 \ \mu A$ for the $R_{AB} = 100 \ k\Omega$ version. See Figure 13.

³INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. V_A = V_{DD} and V_B = V_{SS}. DNL specification limits of ±1 LSB maximum are Guaranteed Monotonic operating conditions. See Figure 14.

⁴Resistor terminals A, B, W have no limitations on polarity with respect to each other. Dual Supply Operation enables ground-referenced bipolar signal adjustment. ⁵Guaranteed by design and not subject to production test.

 6 Common-mode leakage current is a measure of the dc leakage from any terminal A, B, W to a common-mode bias level of $V_{
m DD}/2$.

⁷Transfer (XFR) Mode current is not continuous. Current consumed while EEMEM locations are read and transferred to the RDAC register. See TPC 9.

⁸P_{DISS} is calculated from $(I_{DD} \times V_{DD}) + (I_{SS} \times V_{SS})$.

⁹All dynamic characteristics use $V_{DD} = +2.5$ V and $V_{SS} = -2.5$ V unless otherwise noted.

 10 See timing diagram for location of measured values. All input control voltages are specified with t_R = t_F = 2.5 ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V. Switching characteristics are measured using both V_{DD} = 3 V or 5 V.

¹¹Propagation delay depends on value of V_{DD}, R_{PULL_UP}, and C_L. See applications text.

¹²Valid for commands that do not activate the RDY pin.

¹⁵Retention lifetime equivalent at junction temperature (T_J) = 55°C as per JEDEC Std. 22, Method A117. Retention lifetime based on an activation energy of 0.6eV will derate with junction temperature as shown in Figure 23 in the Flash/EE Memory description section of this data sheet. The AD5232 contains 9,646 transistors. Die size: 69 mil × 115 mil, 7,993 sq. mil.

Specifications subject to change without notice

¹³RDY pin low only for instruction commands 8, 9, 10, 2, 3, and the PR hardware pulse: CMD_8 ~ 1 ms; CMD_9,10 ~ 0.12 ms; CMD_2,3 ~ 20 ms. Device operation at $T_A = -40^{\circ}C$ and $V_{DD} < 3$ V extends the save time to 35 ms.

¹⁴Endurance is qualified to 100,000 cycles as per JEDEC Std. 22 method A117 and measured at V_{DD} = 2.7 V, T_A = -40°C to +85°C, typical endurance at 25°C is 700,000 cycles.




Figure 2a. CPHA = 1 Timing Diagram




Figure 2b. CPHA = 0 Timing Diagram

ABSOLUTE MAXIMUM RATINGS¹

$(T_A = 25^{\circ}C, \text{ unless otherwise noted})$
V_{DD} to GND0.3 V, +7 V
V _{SS} to GND
V_{DD} to V_{SS}
V_{A} , V_{B} , V_{W} to GND V_{SS} – 0.3 V, V_{DD} + 0.3 V
$A_x - B_x$, $A_x - W_x$, $B_x - W_x$
Intermittent ² $\pm 20 \text{ mA}$
Continuous ±2 mA
Digital Inputs and Output Voltage to
GND
Operating Temperature Range ³ $\dots -40^{\circ}$ C to $+85^{\circ}$ C
Maximum Junction Temperature (T _J Max) 150°C
Storage Temperature
Lead Temperature, Soldering
Vapor Phase (60 sec) 215°C
Infrared (15 sec)

Package Power Dissipation $(T_J Max - T_A)/\theta_{JA}$
Thermal Resistance Junction-to-Ambient θ_{JA} ,
TSSOP-16 150°C/W
Thermal Resistance Junction-to-Case θ_{JC} ,
TSSOP-16
NOTES
¹ Stresses above those listed under Absolute Maximum Ratings may cause perma

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

³Includes programming of nonvolatile memory.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5232 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ORDERING GUIDE

Model	Number of Channels	End-to-End R _{AB} (kΩ)	Temperature Range (°C)	Package Description	Package Option	Number of Devices per Container	Branding* Information
AD5232BRU10	2	10	-40 to $+85$	TSSOP-16	RU-16	96	5232B10
AD5232BRU10-REEL7	2	10	-40 to +85	TSSOP-16	RU-16	1,000	5232B10
AD5232BRU50	2	50	-40 to +85	TSSOP-16	RU-16	96	5232B50
AD5232BRU50-REEL7	2	50	-40 to +85	TSSOP-16	RU-16	1,000	5232B50
AD5232BRU100	2	100	-40 to +85	TSSOP-16	RU-16	96	5232BC
AD5232BRU100-REEL7	2	100	-40 to +85	TSSOP-16	RU-16	1,000	5232BC

*Line 1 contains ADI logo symbol and the data code YYWW, line 2 contains detail model number listed in this column.

PIN CONFIGURATION

CLK 1 SDI 2 SDO 3 GND 4 V _{SS} 5 A1 6 W1 7 B1 8	● AD5232 TOP VIEW (Not to Scale)	15 14	RDY CS PR WP VDD A2 W2 B2

PIN FUNCTION DESCRIPTIONS

Pin Number	Mnemonic	Description
1	CLK	Serial Input Register Clock Pin. Shifts in one bit at a time on positive clock edges.
2	SDI	Serial Data Input Pin. MSB Loaded First.
3	SDO	Serial Data Output Pin. Open Drain Output requires external pull-up resistor. Commands 9 and 10 activate the SDO output. See Table II. Other commands shift out the previously loaded SDI bit pattern delayed by 16 clock pulses. This allows daisy-chain operation of multiple packages.
4	GND	Ground Pin, Logic Ground Reference.
5	V _{SS}	Negative Supply. Connect to zero volts for single supply applications.
6	A1	A Terminal of RDAC1
7	W1	Wiper Terminal of RDAC1, ADDR(RDAC1) = $0_{\rm H}$
8	B1	B Terminal of RDAC1
9	B2	B Terminal of RDAC2
10	W2	Wiper Terminal of RDAC2, ADDR(RDAC2) = 1 _H
11	A2	A Terminal of RDAC2
12	V _{DD}	Positive Power Supply Pin
13	WP	Write Protect Pin. When active low, \overline{WP} prevents any changes to the present register contents, except \overline{PR} and CMD 1 and 8 will refresh RDAC register from EEMEM. Execute a NOP instruction before returning \overline{WP} to logic high.
14	PR	Hardware Override Preset Pin. Refreshes the scratch pad register with current contents of the EEMEM register. Factory default loads midscale 80_H until EEMEM is loaded with a new value by the user (PR is activated at the logic high transition).
15	CS	Serial Register Chip Select Active Low. Serial register operation takes place when CS returns to logic high.
16	RDY	Ready. Active-high open drain output, requires pull-up resistor. Identifies completion of commands 2, 3, 8, 9, 10, and PR.

OPERATIONAL OVERVIEW

The AD5232 digital potentiometer is designed to operate as a true variable resistor replacement device for analog signals that remain within the terminal voltage range of $V_{SS} < V_{TERM} < V_{DD}$. The basic voltage range is limited to a $|V_{DD} - V_{SS}| < 5.5$ V. The digital potentiometer wiper position is determined by the RDAC register contents. The RDAC register acts as a scratch pad, register allowing as many value changes as necessary to place the potentiometer wiper in the correct position. The scratch pad register can be programmed with any position value using the standard SPI serial interface mode by loading the complete representative data word. Once a desirable position is found, this value can be saved into a corresponding EEMEM register. Thereafter the wiper position will always be set at that position for any future ON-OFF-ON power supply sequence. The EEMEM save process takes approximately 25 ms, during this time the shift register is locked preventing any changes from taking place. The RDY pin indicates the completion of this EEMEM save.

SCRATCH PAD AND EEMEM PROGRAMMING

The scratch pad register (RDAC register) directly controls the position of the digital potentiometer wiper. When the scratch pad register is loaded with all zeros, the wiper will be connected to the B-Terminal of the variable resistor. When the scratch pad register is loaded with midscale code (1/2 of full-scale position), the wiper will be connected to the middle of the variable resistor. And when the scratch pad is loaded with full-scale code, all 1s, the wiper will connect to the A-Terminal. Since the scratch pad register is a standard logic register, there is no restriction on the number of changes allowed. The EEMEM registers have a program erase/write cycle limitation described in the Flash/—EEMEM Reliability section.

BASIC OPERATION

The basic mode of setting the variable resistor wiper position (programming the scratch pad register) is accomplished by loading the serial data input register with the command instruction #11, which includes the desired wiper position data. When the desired wiper position is found, the user loads the serial data input register with the command instruction #2, which copies the desired wiper position data into the corresponding nonvolatile EEMEM register. After 25 ms the wiper position will be permanently stored in the corresponding nonvolatile EEMEM location. Table I provides an application-programming example listing the sequence of serial data input (SDI) words and the corresponding serial data output appearing at the SDO pin in hexadecimal format.

At system power-on, the scratch pad register is refreshed with the value last saved in the EEMEM register. The factory preset EEMEM value is midscale. The scratch pad (wiper) register can be refreshed with the current contents of the nonvolatile EEMEM register under hardware control by pulsing the \overline{PR} pin.

Table I. Set Two Digital POTs to Independent Data Valuesthen Save Wiper Positions in Corresponding NonvolatileEEMEM Registers

SDI	SDO	Action
B040 _H	XXXX _H	Loads 40 _H data into RDAC1 register, Wiper W1 moves to 1/4 full-scale position.
$20 x x_{\rm H}$	B040 _H	Saves copy of RDAC1 register contents into corresponding EEMEM0 register.
B180 _H	20xx _H	Loads $80_{\rm H}$ data into RDAC2 register, Wiper W2 moves to 1/2 full-scale position.
$21 \mathrm{x} \mathrm{x}_\mathrm{H}$	B180 _H	Saves copy of RDAC2 register contents into corresponding EEMEM1 register.

Be aware that the \overline{PR} pulse first sets the wiper at midscale when brought to logic zero, and then on the positive transition to logic high, it reloads the DAC wiper register with the contents of EEMEM. Many additional advanced programming commands are available to simplify the variable resistor adjustment process.

For example, the wiper position can be changed one step at a time by using the software-controlled Increment/Decrement instruction or, by 6 dB at a time, with the Shift Left/Right instruction command. Once an Increment, Decrement, or Shift command has been loaded into the shift register, subsequent \overline{CS} strobes will repeat this command. This is useful for push-button control applications. See the Advanced Control Modes description following Table I. A serial data output SDO pin is available for daisy chaining and for readout of the internal register contents. The serial input data register uses a 16-bit [instruction/address/data] WORD.

EEMEM PROTECTION

Write protect (\overline{WP}) disables any changes of the scratch pad register contents regardless of the software commands, except that the EEMEM setting can be refreshed using commands 8 and \overline{PR} . Therefore, the write-protect (\overline{WP}) pin provides a hardware EEMEM protection feature. Execute a NOP command before returning \overline{WP} to logic high.

DIGITAL INPUT/OUTPUT CONFIGURATION

All digital inputs are ESD-protected high input impedance that can be driven directly from most digital sources. \overline{PR} and \overline{WP} , which are active at logic low, must be biased to V_{DD} if they are not being used. No internal pull-up resistors are present on any digital input pins.

The SDO and RDY pins are open-drain digital outputs where pull-up resistors are needed only if using these functions. A resistor value in the range of 1 k Ω to 10 k Ω optimizes the power and switching speed trade-off.

SERIAL DATA INTERFACE

The AD5232 contains a 4-wire SPI-compatible digital interface (SDI, SDO, \overline{CS} , and CLK), and uses a 16-bit serial data word loaded MSB first. The format of the SPI-compatible word is shown in Table II. The chip select (\overline{CS}) pin needs to be held low until the complete data word is loaded into the SDI pin. When \overline{CS} returns high, the serial data word is decoded according to the instructions in Table III. The Command Bits (Cx) control the operation of the digital potentiometer. The Address Bits (Ax) determine which register is activated. The Data Bits (Dx) are the values that are loaded into the decoded register. Table IV provides an address map of the EEMEM locations. The last instruction executed prior to a period of no programming activity should be the No Operation (NOP) instruction. This will place the internal logic circuitry in a minimum power dissipation state.




Figure 3. Equivalent Digital Input-Output Logic

The equivalent serial data input and output logic is shown in Figure 3. The open-drain output SDO is disabled whenever chip select \overline{CS} is logic high. The SPI interface can be used in two slave modes CPHA = 1, CPOL = 1 and CPHA = 0, CPOL = 0. CPHA and CPOL refer to the control bits, which dictate SPI timing in these MicroConverters[®] and microprocessors: ADuC812/ADuC824, M68HC11, and MC68HC16R1/916R1.

ESD protection of the digital inputs is shown in Figures 4a and 4b.




Figure 4a. Equivalent ESD Digital Input Protection




Figure 4b. Equivalent WP Input Protection

DAISY CHAINING OPERATION

The serial data output pin (SDO) serves two purposes. It can be used to read out the contents of the wiper setting and EEMEM values using instruction 10 and 9 respectively. The remaining instructions (#0-8, #11-15) are valid for daisychaining multiple devices in simultaneous operations. Daisy-chaining minimizes the number of port pins required from the controlling IC (see Figure 5). The SDO pin contains an open drain N-Channel FET that requires a pull-up resistor if this function is used. As shown in Figure 5, users need to tie the SDO pin of one package to the SDI pin of the next package. Users may need to increase the clock period because the pull-up resistor and the capacitive loading at the SDO-SDI interface may require additional time delay between subsequent packages. If two AD5232's are daisy-chained, 32 bits of data are required. The first 16 bits go to U2 and the second 16 bits with the same format go to U1. The 16 bits are formatted to contain the 4-bit instruction, followed by the 4-bit address, then the 8 bits of data. The CS should be kept low until all 32 bits are locked into their respective serial registers. The \overline{CS} is then pulled high to complete the operation.




Figure 5. Daisy-Chain Configuration Using SDO

	Table II.	16-Bit	Serial	Data	Word
--	-----------	--------	--------	------	------

	MSB	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	LSB
AD5232	C3	C2	C1	C0	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0

Command bits are identified as Cx, address bits are Ax, and data bits are Dx. Command instruction codes are defined in Table III.

MicroConverter is a registered trademark of Analog Devices, Inc.

	Ins	truc	tion	Byte	e 1				Dat	a By	te O						
Inst No.	B15	5		C0		A2	A1	B8 A0	B7	ť		D4	D3	D2	D1	B0 D0	Operation
0	0	0	0	0	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	Х	No Operation (NOP). Do nothing.
1	0	0	0	1	0	0	0	A0	X	X	X	X	X	X	X	Х	Write contents of EEMEM(A0) to RDAC(A0) Register. This command leaves device in the Read Program power state. To return part to the idle state, perform NOP instruction #0.
2	0	0	1	0	0	0	0	A0	X	Х	Х	Х	Х	Х	Х	Х	SAVE WIPER SETTING. Write con- tents of RDAC(ADDR) to EEMEM(A0)
3	0	0	1	1	<<	AD	DR	>>	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of Serial Register Data Byte 0 to EEMEM(ADDR).
4	0	1	0	0	0	0	0	A0	X	Х	Х	Х	Х	Х	Х	Х	Decrement 6 dB right shift contents of RDAC(A0), stops at all "Zeros."
5	0	1	0	1	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	Х	Decrement All 6 dB right shift contents of all RDAC Registers, stops at all "Zeros."
6	0	1	1	0	0	0	0	A0	X	Х	Х	Х	Х	Х	Х	Х	Decrement contents of RDAC(A0) by "One," stops at all "Zeros."
7	0	1	1	1	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	Х	Decrement contents of all RDAC Regis- ters by "One," stops at all "Zeros."
8	1	0	0	0	0	0	0	0	X	X	Х	X	X	X	Х	Х	RESET. Load all RDACs with their cor- responding EEMEM previously-saved values.
9	1 _	0	0	1	<<	AD	DR	>>	X	X 	X	X	X	X	X	X	Write contents of EEMEM(ADDR) to Serial Register Data Byte 0.
10	1	0	1	0	0	0	0	A0	X	Х	X	Х	Х	Х	X	Х	Write contents of RDAC(A0) to Serial Register Data Byte 0.
11	1	0	1	1	0	0	0	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of Serial Register Data Byte 0 to RDAC(A0).
12	1	1	0	0	0	0	0	A0	X	Х	Х	Х	Х	Х	Х	Х	Increment 6 dB left shift contents of RDAC(A0), stops at all "Ones."
13	1	1	0	1	Х	X	X	X	X	X	X	X	X	X	X	Х	Increment all 6 dB left shift contents of all RDAC Registers, stops at all "Ones."
14	1	1	1	0	0	0	0	A0	X	Х	Х	Х	Х	Х	Х	Х	Increment contents of RDAC(A0) by "One," stops at all "Ones."
15	1	1	1	1	Х	Х	Х	X	X	Х	Х	Х	Х	Х	Х	Х	Increment contents of all RDAC Regis- ters "One," stops at all "Ones."

Table III. Instruction/Operation Truth Table

NOTES

The SDO output shifts out the last eight bits of data clocked into the serial register for daisy-chain operation. Exception: following Instruction #9 or #10 the selected internal register data will be present in data byte 0. Instructions following #9 and #10 must be a full 16-bit data word to completely clock out the contents of the serial register.
 The RDAC register is a volatile scratch pad register that is refreshed at power-on from the corresponding nonvolatile EEMEM register.
 The increment, decrement, and shift commands ignore the contents of the shift register Data Byte 0.

4. Execution of the Operation column noted in the table takes place when the \overline{CS} strobe returns to logic high.

5. Execution of a NOP instruction minimizes power dissipation.

ADVANCED CONTROL MODES

The AD5232 digital potentiometer contains a set of user programming features to address the wide applications available to these universal adjustment devices. Key programming features include:

Independently Programmable Read and Write to all registers.

- Simultaneous refresh of all RDAC wiper registers from corresponding internal EEMEM registers.
- Increment and Decrement instructions for each RDAC wiper register.
- Left and right bit shift of all RDAC wiper registers to achieve 6 dB level changes.
- Nonvolatile storage of the present scratch pad RDAC register values into the corresponding EEMEM register.
- Fourteen extra bytes of user-addressable electrical-erasable memory.

Increment and Decrement Commands

The increment and decrement commands (#14, #15, #6, #7) are useful for the basic servo adjustment application. This command simplifies microcontroller software coding by eliminating the need to perform a readback of the current wiper position, then add one to the register contents using the microcontroller's adder. The microcontroller simply sends an increment command (#14) to the digital POT, which will automatically move the wiper to the next resistance segment position. The master increment command (#15) will move all POT wipers by one position from their present position to the next resistor segment position. The direction of movement is referenced to Terminal B. Thus each increment #15 command will move the wiper tap position farther away from Terminal B.

Logarithmic Taper Mode Adjustment

Programming instructions allow a decrement and an increment wiper position control by individual POT or in a ganged POT arrangement where both wiper positions are changed at the same time. These settings are activated by the 6 dB decrement and 6 dB increment instructions #4 and #5 and #12 and #13 respectively. For example, starting with the wiper connected to Terminal B executing nine increment instructions (#12) would move the wiper in +6 dB steps from the 0% of R_{BA} (B terminal) position to the 100% of R_{BA} position of the AD5232 8-Bit potentiometer. The 6 dB increment instruction doubles the value of the RDAC register contents each time the command is executed. When the wiper position is greater than midscale, the last 6 dB increment instruction will cause the wiper to go to the Full-Scale 255 code position. Any additional +6 dB instruction will no longer change the wiper position from full scale (RDAC register code = 255).

Figure 6 illustrates the operation of the 6 dB shifting function on the individual RDAC register data bits for the 8-bit AD5232 example. Each line going down the table represents a successive shift operation. Very important: the left shift #12 and #13 commands were modified so that if the data in the RDAC register is equal to zero and the data is left shifted, it is then set to code 1. Also the left shift commands were modified so that if the data in the RDAC register is greater than or equal to midscale and the data is left shifted then the data in the RDAC register is set to full-scale. This makes the left shift function as close to ideally logarithmic as is possible.

The right shift #4 and #5 commands will be ideal only if the LSB is zero (i.e., ideal logarithmic-no error). If the LSB is a one then the right shift function generates a linear half LSB error, which translates to a code dependent logarithmic error for odd codes only as shown in the attached plots, (see Figure 5). The plot shows the errors of the odd codes for the AD5232.




Figure 6. Detail Left and Right Shift Function for the 8-Bit AD5232

Actual conformance to a logarithmic curve between the data contents in the RDAC register and the wiper position for each Right Shift #4 and #5 command execution contains an error only for the odd codes. Even codes are ideal except zero right shift or greater than half-scale left shift. The graph in Figure 7 shows plots of Log_Error [i.e., $20 \times \log 10$ (error/code)]. For example, code 3 Log_Error = $20 \times \log 10$ (0.5/3) = -15.56 dB, which is the worst case. The plot of Log_Error is more significant at the lower codes.




Figure 7. Plot of Log_Error Conformance for Odd Codes Only (Even Codes Are Ideal)

USING ADDITIONAL INTERNAL NONVOLATILE EEMEM

The AD5232 contains additional internal user storage registers (EEMEM) for saving constants and other 8-bit data. Table IV provides an address map of the internal nonvolatile storage registers shown in the functional block diagram as EEMEM1, EEMEM2, and bytes of USER EEMEM.

Table IV. EEMEM Address Map	Table IV.	EEMEM	Address	Map
-----------------------------	-----------	-------	---------	-----

EEMEM Address (ADDR)	EEMEM Contents of Each Device EEMEM (ADDR) AD5232 (8B)
0000	RDAC1
0001	RDAC2
0010	USER 1
0011	USER 2
0100	USER 3
0101	USER 4
* * *	***
1111	USER 14

NOTES

¹RDAC data stored in EEMEM locations are transferred to their corresponding RDAC REGISTER at Power ON, or when instructions Inst#1 and Inst#8 are executed.

²USER <data> is internal nonvolatile EEMEM registers available to store and retrieve constants using Inst#3 and Inst#9 respectively.

³AD5232 EEMEM locations are 1 byte each (8 bits).

⁴Execution of instruction #1 leaves the device in the Read Mode power consumption state. After the last Instruction #1 is executed, the user should perform a NOP, Instruction #0 com mand to return the device to the low power idle state.

Table V. RDAC and Digital Register Address Map

Register Address (ADDR)	Name of Register* AD5232 (8B)
0000	RDAC1
0001	RDAC2

*RDACx registers contain data determining the position of the variable resistor wiper.

TERMINAL VOLTAGE OPERATING RANGE

The digital potentiometer's positive V_{DD} and negative V_{SS} power supply defines the boundary conditions for proper three-terminal programmable resistance operation. Signals present on terminals A, B, W that exceed V_{DD} or V_{SS} will be clamped by a forward biased diode; see Figure 8.

The ground pin of the AD5232 device is primarily used as a digital ground reference, which needs to be tied to the PCBs' common ground. The digital input logic signals to the AD5232 must be referenced to the devices' ground pin (GND), and satisfy the logic minimum input high level and the maximum low level defined in the specification table of this data sheet.

An internal level-shift circuit between the digital interface and the wiper switch control ensures that the common-mode voltage range of the three-terminals A, W, and B extends from V_{SS} to V_{DD} .




Figure 8. Maximum Terminal Voltages Set by V_{DD} and V_{SS}

DETAIL POTENTIOMETER OPERATION

The actual structure of the RDAC is designed to emulate the performance of a mechanical potentiometer. The patent-pending RDAC contains multiple strings of connected resistor segments, with an array of analog switches that act as the wiper connection to several points along the resistor array. The number of points is the resolution of the device. For example, the AD5232 has 256 connection points allowing it to provide better than 0.5% setability resolution. Figure 9 provides an equivalent diagram of the connections between the three terminals that make up one channel of the RDAC. The SW_A and SW_B will always be ON, while one of the switches SW(0) to SW $(2^{N}-1)$ will be ON one at a time depending upon the resistance step decoded from the Data Bits. The resistance contributed by R_w must be accounted for in the output resistance. The SWA and SW_B will always be ON while one of the switches SW(0) to $SW(2^{N}-1)$ will be ON one at a time, depending upon the resistance step decoded from the Data Bits. The resistance contributed by R_W must be accounted for in the output resistance.




Figure 9. Equivalent RDAC Structure (Patent Pending)

Device	Segment Resistor Size for R _{AB} End-to-End Values			
Resolution 10 k Ω Version 50 k		50 k Ω Version	100 k Ω Version	
8-Bit	78.10	390.5	781.0	

Table VI. Nominal Individual Segment Resistor Values (Ω)

PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation

The nominal resistances of the RDAC between terminals A and B are available with values of 10 k Ω , 50 k Ω , and 100 k Ω . The final digits of the part number determine the nominal resistance value, e.g., 10 k Ω = 10; 100 k Ω = 100. The nominal resistance (R_{AB}) of the AD5232 VR has 256 contact points accessed by the wiper terminal, plus the B terminal contact. The 8-bit data word in the RDAC latch is decoded to select one of the 256 possible settings.

The general transfer equation, which determines the digitally programmed output resistance between Wx and Bx, is:

$$R_{WB}(Dx) = (Dx)/2^N \times R_{BA} + R_W \tag{1}$$

Where *N* is the resolution of the VR, *Dx* is the data contained in the RDACx latch, and R_{BA} is the nominal end-to-end resistance.

For example, the following output resistance values will be set for the following RDAC latch codes (applies to the 8-bit, 10 k Ω potentiometers):

Table VII. Nominal Resistance Value at Selected Codes for R_{AB} = 10 $k\Omega$

D (DEC)	R _{WB} (V)	Output State
255	10011	Full-Scale
128	5050	Midscale
1	89	1 LSB
0	50	Zero-Scale*(Wiper Contact Resistance)

*Note that in the zero-scale condition a finite wiper resistance of 50 Ω is present. Care should be taken to limit the current flow between W and B in this state to a maximum continuous value of 2 mA to avoid degradation or possible destruction of the internal switch metalization. Intermittent current operation to 20 mA is allowed.




Figure 10. Symmetrical RDAC Operation

Like the mechanical potentiometer the RDAC replaces, the AD5232 parts are totally symmetrical. The resistance between the wiper W and terminal A also produces a digitally controlled resistance R_{WA} . Figure 10 shows the symmetrical programmability of the various terminal connections. When these terminals are used the B-terminal should be tied to the wiper. Setting the resistance value for R_{WA} starts at a maximum value of resistance and decreases as the data loaded in the latch is increased in value. The general transfer equation for this operation is:

$$R_{WA}(Dx) = (2^{N} - Dx)/2^{N} \times R_{BA} + R_{W}$$
(2)

where *N* is the resolution of the VR, *Dx* is the data contained in the RDACx latch, and R_{BA} is the nominal end-to-end resistance. For example, the following output resistance values will be set for the following RDAC latch codes (applies to 8-bit, 10 k Ω potentiometers).

Table VIII.	Nominal	Resistance	Value	at Selected
Codes for R	$A_{\rm AB} = 10 \ {\rm ks}$	Ω		

D (DEC)	R _{WA} (W)	Output State
255	89	Full-Scale
128	5050	Midscale
1	10011	1 LSB
0	10050	Zero-Scale

The multichannel AD5232 has a $\pm 0.2\%$ typical distribution of internal channel-to-channel R_{BA} match. Device-to-device matching is process-lot-dependent and exhibits a –40% to +20% variation. The change in R_{BA} with temperature has a 600 ppm/°C temperature coefficient.

PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates an output voltage proportional to the input voltage applied to a given terminal. For example, connecting A-terminal to 5 V and B-terminal to ground produces an output voltage at the wiper which can be any value starting at zero volts up to 5 V. Each LSB of voltage is equal to the voltage applied across terminal AB divided by the 2^{N} position resolution of the potentiometer divider. The general equation defining the output voltage with respect to ground for any given input voltage applied to terminals AB is:

$$V_W(Dx) = Dx/2^N \times V_{AB} + V_B \tag{3}$$

Operation of the digital potentiometer in the divider mode results in more accurate operation over temperature. Here the output voltage is dependent on the ratio of the internal resistors, not the absolute value; therefore, the drift improves to 15 ppm/°C. There is no voltage polarity restriction between terminals A, B, and W, as long as the terminal voltage (V_{TERM}) stays within $V_{SS} < V_{TERM} < V_{DD}$.

OPERATION FROM DUAL SUPPLIES

The AD5232 can be operated from dual supplies enabling control of ground-referenced ac signals. See Figure 11 for a typical circuit connection.




Figure 11. Operation from Dual Supplies




Figure 12. RDAC Circuit Simulation Model for RDAC = 10 $k\Omega$

The internal parasitic capacitances and the external capacitive loads dominate the ac characteristics of the RDACs. Configured as a potentiometer divider the –3 dB bandwidth of the AD5232BRU10 (10 k Ω resistor) measures 500 kHz at half scale. Figure TPC 10 provides the large signal BODE plot characteristics of the three resistor versions 10 k Ω , 50 k Ω , and 100 k Ω . A parasitic simulation model has been developed, and is shown in Figure 12. Listing I provides a macro model net list for the 10 k Ω RDAC:

Listing I. Macro Model Net List for RDAC

.PARAM DW=255, RDAC=10E3			
*			
.SUBC	KT	DPOT	(A,W,B)
*			
CA	A	0	{45E-12}
RAW	А	W	{(1-DW/256)*RDAC+50}
CW	W	0	60E-12
RBW	W	В	{DW/256*RDAC+50}
СВ	В	0	{45E-12}
*			

.ENDS DPOT

APPLICATION PROGRAMMING EXAMPLES

The following command sequence examples have been developed to illustrate a typical sequence of events for the various features of the AD5232 nonvolatile digital potentiometer.

[PCB = Printed Circuit Board containing the AD523x part]. Instruction numbers (Commands), addresses and data appearing at SDI and SDO pins are listed in hexadecimal.

Table IX.	Set Two Digital	POTs to Independent Data Values
-----------	-----------------	---------------------------------

SDI	SDO	Action
B140 _H	XXXX _H	Loads $40_{\rm H}$ data into RDAC2 register, Wiper W2 moves to 1/4 full-scale position.
B080 _H	B140 _H	Loads 80 _H data into RDAC1 register, Wiper W1 moves to 1/2 Full-Scale position.

Table X. Active Trimming of One POT Followed by a Save to Nonvolatile Memory (PCB Calibrate)

SDI	SDO	Action
B040 _H	XXXX _H	Loads 40 _H data into RDAC1 register, Wiper W1 moves to 1/4 full-scale position.
E0XX _H	B040 _H	Increments RDAC1 register by one to $41_{\rm H}$, Wiper W1 moves one resistor segment away from terminal B.
E0XX _H	E0XX _H	Increments RDAC1 register by one to $42_{\rm H}$, Wiper W1 moves one more resistor segment away from terminal B. Continue until desired wiper position reached.
20XX _H	E0XX _H	Saves RDAC1 register data into corresponding nonvolatile EEMEM1 memory ADDR = 0 _H .

EQUIPMENT CUSTOMER STARTUP SEQUENCE FOR A PCB CALIBRATED UNIT WITH PROTECTED SETTINGS

```
PCB setting: Tie \overline{WP} to GND [prevents changes in PCB
wiper set position]
Power V<sub>DD</sub> and V<sub>SS</sub> with respect to GND
Optional: Strobe PR pin [ensures full power ON preset of
wiper register with EEMEM contents in unpredictable supply
sequencing environments]
```

Table XI. Using Left Shift by One to Change Circuit Gain in6 dB Steps

SDI	SDO -	Action — — — — —
C1XX _H	XXXX _H	Moves Wiper W2 to double the present data value contained in RDAC2 regis-
C1XX _H	XXXX _H	ter, in the direction of the A terminal. Moves Wiper W2 to double the present data value contained in RDAC2 regis- ter, in the direction of the A terminal.

Table XII. Storing Additional Data in Nonvolatile Memory

SDI	SDO	Action
3280 _H	XXXX _H	Stores 80 _H data into spare EEMEM location USER1.
3340 _H	XXXX _H	Stores $40_{\rm H}$ data into spare EEMEM location USER2.

Table XIII. Reading Back Data from Various Memory Locations

SDI	SDO	Action
94XX _H	XXXX _H	Prepares data read from USER3 location. Assumption: USER3 previously loaded with 80 _H .
00XX _H	XX80 _H	NOP instruction #0 sends 16-bit word out of SDO where the last 8 bits con- tain the contents of USER3 location. NOP command ensures device returns to idle power dissipation state.

Analog Devices offers the AD5232EVAL board for sale to simplify evaluation of these programmable devices controlled by a personal computer via the printer port.

TEST CIRCUITS

Figures 13 to 22 define the test conditions used in the product specification's table.




Figure 13. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 14. Potentiometer Divider Nonlinearity Error Test Circuit (INL, DNL)




Figure 15. Wiper Resistance Test Circuit




Figure 16. Power Supply Sensitivity Test Circuit (PSS, PSRR)




Figure 17. Inverting Gain Test Circuit




Figure 18. Noninverting Gain Test Circuit




Figure 19. Gain vs. Frequency Test Circuit




Figure 20. Incremental ON Resistance Test Circuit




Figure 21. Common-Mode Leakage Current Test Circuit




Figure 22. Analog Crosstalk Test Circuit

Flash/EEMEM Reliability

The Flash/EE Memory array on the AD5232 is fully qualified for two key Flash/EE memory characteristics, namely Flash/EE Memory Cycling Endurance and Flash/EE Memory Data Retention. Endurance quantifies the ability of the Flash/EE memory to be cycled through many Program, Read, and Erase cycles. In real terms, a single endurance cycle is composed of four independent, sequential events. These events are defined as:

- a. Initial page erase sequence
- b. Read/verify sequence
- c. Byte program sequence
- d. Second read/verify sequence

During reliability qualification Flash/EE memory is cycled from 00_H to FF_H until a first fail is recorded, signifying the endurance limit of the on-chip Flash/EE memory.

As indicated in the specification pages of this data sheet, the AD5232 Flash/EE Memory Endurance qualification has been carried out in accordance with JEDEC Specification A117 over the industrial temperature range of -40° C to $+85^{\circ}$ C. The results allow the specification of a minimum endurance figure over supply and temperature of 100,000 cycles, with an endurance figure of 700,000 cycles being typical of operation at 25° C.

Retention quantifies the ability of the Flash/EE memory to retain its programmed data over time. Again, the AD5232 has been qualified in accordance with the formal JEDEC Retention Lifetime Specification (A117) at a specific junction temperature ($T_J = 55^{\circ}$ C). As part of this qualification procedure, the Flash/EE memory is cycled to its specified endurance limit described above, before data retention is characterized. This means that the Flash/EE memory is guaranteed to retain its data for its full-specified retention lifetime every time the Flash/EE memory is reprogrammed. It should also be noted that retention lifetime, based on an activation energy of 0.6 eV, will derate with T_J as shown in Figure 23.






Figure 23. Flash/EE Memory Data Retention


AD5232–Typical Performance Characteristics




TPC 1. INL vs. Code, $T_A = -40^{\circ}C$, $+25^{\circ}C$, $+85^{\circ}C$ Overlay




TPC 2. DNL vs. Code, $T_A = -40^{\circ}C$, $+25^{\circ}C$, $+85^{\circ}C$ Overlay




TPC 3. R-DNL vs. Code R_{AB} = 10 k Ω , 50 k Ω , 100 k Ω Overlay




TPC 4. $\Delta R_{WB} / \Delta T$ vs. Code $R_{AB} = 10 \ k\Omega$, $V_{DD} = 5 \ V$





TPC 5. $\Delta V_{WB} / \Delta T$ vs. Code $R_{AB} = 10 \ k\Omega$, $V_{DD} = 5 \ V$




TPC 6. I_{CM} vs. Temperature








TPC 8. I_{DD} vs. Time (Save) Program Mode




IF INSTRUCTION #0 (NOP) IS EXECUTED IMMEDIATELY AFTER INSTRUCTION #0 (NOP) IS EXECUTED IMMEDIATELY AFTER INSTRUCTION #1 (NEAD EEMEM)


TPC 9. I_{DD} vs. Time Read Mode




TPC 10. –3 dB Bandwidth vs. Resistance




TPC 11. Total Harmonic Distortion vs. Frequency




TPC 12. Wiper On-Resistance vs. Code




TPC 13. Gain vs. Frequency vs. Code, $R_{AB} = 10 \ k\Omega$




TPC 14. Gain vs. Frequency vs. Code, R_{AB} = 50 k Ω



TPC 15. Gain vs. Frequency vs. Code, R_{AB} = 100 k Ω



TPC 16. PSRR vs. Frequency



TPC 17. Analog Crosstalk vs. Frequency

Part Number	Number of VRs per Package	Terminal Voltage Range (V)	Interface Data Control	Nominal Resistance (kΩ)	Resolution (Number of Wiper Positions)	Power Supply Current (I _{DD})(µA)	Packages	Comments
AD5201	1	±3, +5.5	3-wire	10, 50	33	40	μSOIC-10	Full ac Specs, Dual Supply, Pwr-On-Reset, Low Cost
AD5220	1	5.5	UP/ DOWN	10, 50, 100	128	40	PDIP, SO-8, µSOIC-8	No Rollover, Pwr-On-Reset
AD7376	1	± 15 , +28	3-wire	10, 50, 100, 1000	128	100	PDIP-14, SOL-16, TSSOP-14	Single 28 V or Dual ±15 V Supply Operation
AD5200	1	± 3 , +5.5	3-wire	10, 50	256	40	μSOIC-10	Full ac Specs, Dual Supply, Pwr-On-Reset
AD8400	1	5.5	3-wire	1, 10, 50, 100	256	5	SO-8	Full ac Specs
AD5260	1	±5, +15	3-wire	20, 50, 200	256	60	TSSOP-14	$\begin{array}{l} +5 \ V \ to \ +15 \ V \ or \ \pm 5 \ V \\ Operation, \\ TC \ < \ 50 \ ppm/^{\circ}C \end{array}$
AD5241	1	±3, +5.5	2-wire	10, 100, 1000	256	50	SO-14, TSSOP-14	I ² C Compatible, TC < 50 ppm/°C
AD5231	1	±2.75, +5.5	3-wire	10, 50, 100	1024	10	TSSOP-16	Nonvolatile Memory, Direct Program, I/D, ±6 dB Settability
AD5222	2	±3, +5.5	UP/ DOWN	10, 50, 100, 1000	128	80	SO-14, TSSOP-14	No Rollover, Stereo, Pwr-On-Reset, TC < 50 ppm/°C
AD8402	2	5.5	3-wire	1, 10, 50, 100	256	5	PDIP, SO-14, TSSOP-14	Full ac Specs, nA Shutdown Current
AD5207	2	±3, +5.5	3-wire	10, 50, 100	256	40	TSSOP-14	Full ac Specs, Dual Supply, Pwr-On- Reset, SDO
AD5232	2	±2.75, +5.5	3-wire	10, 50, 100	256	10	TSSOP-16	Nonvolatile Memory, Direct Program, I/D, ±6 dB Settability
AD5235*	2	±2.75, +5.5	3-wire	25, 250	1024	20	TSSOP-16	Nonvolatile Memory, Direct Program, TC < 50 ppm/°C
AD5242	2	±3, +5.5	2-wire	10, 100, 1000	256	50	SO-16, TSSOP-16	I ² C Compatible, TC < 50 ppm/°C
AD5262*	2	±5, +15	3-wire	20, 50, 200	256	60	TSSOP-16	$\begin{array}{l} +5 \ V \ to \ +15 \ V \ or \ \pm 5 \ V \\ Operation, \\ TC \ < \ 50 \ ppm/^{\circ}C \end{array}$
AD5203	4	5.5	3-wire	10, 100	64	5	PDIP, SOL-24, TSSOP-24	Full ac Specs, nA Shutdown Current
AD5233	4	±2.75, +5.5	3-wire	10, 50, 100	64	10	TSSOP-16	Nonvolatile Memory, Direct Program, I/D, ±6 dB Settability
AD5204	4	±3, +5.5	3-wire	10, 50, 100	256	60	PDIP, SOL-24, TSSOP-24	Full ac Specs, Dual Supply, Pwr-On-Reset
AD8403	4	5.5	3-wire	1, 10, 50, 100	256	5	PDIP, SOL-24, TSSOP-24	Full ac Specs, nA Shutdown Current
AD5206	6	±3, +5.5	3-wire	10, 50, 100	256	60	PDIP, SOL-24, TSSOP-24	Full ac Specs, Dual Supply, Pwr-On-Reset

DIGITAL POTENTIOMETER FAMILY SELECTION GUIDE

*Future Product, consult factory for latest status. Latest Digital Potentiometer Information located at: <u>www.analog.com/DigitalPotentiometers</u>

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

