



INA106

Precision Gain = 10 DIFFERENTIAL AMPLIFIER

FEATURES

- ACCURATE GAIN: ±0.025% max
- HIGH COMMON-MODE REJECTION: 86dB min
- NONLINEARITY: 0.001% max
- EASY TO USE
- PLASTIC 8-PIN DIP, SO-8 SOIC PACKAGES


APPLICATIONS

- G = 10 DIFFERENTIAL AMPLIFIER
- G = +10 AMPLIFIER
- G = -10 AMPLIFIER
- G = +11 AMPLIFIER
- INSTRUMENTATION AMPLIFIER

DESCRIPTION

The INA106 is a monolithic Gain = 10 differential amplifier consisting of a precision op amp and on-chip metal film resistors. The resistors are laser trimmed for accurate gain and high common-mode rejection. Excellent TCR tracking of the resistors maintains gain accuracy and common-mode rejection over temperature.

The differential amplifier is the foundation of many commonly used circuits. The INA106 provides this precision circuit function without using an expensive resistor network. The INA106 is available in 8-pin plastic DIP and SO-8 surface-mount packages.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL


At +25°C, $V_S = \pm 15V$, unless otherwise specified.

		INA106KP, U			
PARAMETER	CONDITIONS	MIN TYP		MAX	UNITS
GAIN Initial ⁽¹⁾ Error vs Temperature Nonlinearity ⁽²⁾			10 0.01 -4 0.0002	0.025 0.001	V/V % ppm/°C %
OUTPUT Related Voltage Rated Current Impedance Current Limit Capacitive Load	$I_O = +20$ mA, -5 mA $V_O = 10$ V To Common Stable Operation	10 +20, –5	12 0.01 +40/–10 1000		V mA Ω mA pF
INPUT Impedance Voltage Range Common-Mode Rejection ⁽³⁾	Differential Common-Mode Differential Common-Mode $T_A = T_{MIN}$ to T_{MAX}	±1 ±11 86	10 110		kΩ kΩ V V dB
OFFSET VOLTAGE Initial vs Temperature vs Supply vs Time	RTI ⁽⁴⁾ $\pm V_S = 6V \text{ to } 18V$		50 0.2 1 10	200	μV μV/°C μV/V μV/mo
NOISE VOLTAGE $f_B = 0.01Hz$ to 10Hz $f_O = 10kHz$	RTI ⁽⁵⁾		1 30		μVp-p nV/√Hz
DYNAMIC RESPONSE Small Signal Full Power BW Slew Rate Settling Time: 0.1% 0.01% 0.01%	$-3dB$ $V_{O} = 20Vp-p$ $V_{O} = 10V \text{ Step}$ $V_{O} = 10V \text{ Step}$ $V_{CM} = 10V \text{ Step, } V_{DIFF} = 0V$	30 2	5 50 3 5 10 5		MHz kHz V/μs μs μs μs
POWER SUPPLY Rated Voltage Range Quiescent Current	Derated Performance V _O = 0V	±5	±15	±18 ±2	V V mA
TEMPERATURE RANGE Specification Operation Storage		0 -40 -65		+70 +85 +150	ပံ ပံ ပံ

NOTES: (1) Connected as difference amplifier (see Figure 1). (2) Nonlinearity is the maximum peak deviation from the best-fit straight line as a percent of full-scale peak-to-peak output. (3) With zero source impedance (see "Maintaining CMR" section). (4) Includes effects of amplifiers's input bias and offset currents. (5) Includes effect of amplifier's input current noise and thermal noise contribution of resistor network.

2

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage	±18V
Input Voltage Range	±V _S
Operating Temperature Range: P, U	40°C to +85°C
Storage Temperature Range	40°C to +85°C
Lead Temperature (soldering, 10s): P	+300°C
Wave Soldering (3s, max) U	+260°C
Output Short Circuit to Common	Continuous

ELECTROSTATIC DISCHARGE SENSITIVITY

This integral circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

PACKAGE/ORDERING INFORMATION


PRO	DUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	TEMPERATURE RANGE
	06KP	8-Pin Plastic DIP	006	0°C to +70°C
	06U	SO-8 Surface Mount	182	0°C to +70°C


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


TYPICAL PERFORMANCE CURVES


At $T_A = +25$ °C, $V_S = \pm 15$ V, unless otherwise noted.
















TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25$ °C, $V_S = \pm 15$ V, unless otherwise noted.





APPLICATIONS INFORMATION

Figure 1 shows the basic connections required for operation of the INA106. Power supply bypass capacitors should be connected close to the device pins as shown.




FIGURE 1. Basic Power Supply and Signal Connections.

The differential input signal is connected to pins 2 and 3 as shown. The source impedance connected to the inputs must be equal to assure good common-mode rejection. A 5Ω mismatch in source impedance will degrade the common-mode rejection of a typical device to approximately 86dB. If the source has a known source impedance mismatch, an additional resistor in series with one input can be used to preserve good common-mode rejection.

The output is referred to the output reference terminal (pin 1) which is normally grounded. A voltage applied to the

Ref terminal will be summed with the output signal. The source impedance of a signal applied to the Ref terminal should be less than 10Ω to maintain good common-mode rejection.

Figure 2 shows a voltage applied to pin 1 to trim the offset voltage of the INA106. The known 100Ω source impedance of the trim circuit is compensated by the 10Ω resistor in series with pin 3 to maintain good CMR.




FIGURE 2. Offset Adjustment.

Referring to Figure 1, the CMR depends upon the match of the internal R_4/R_3 ratio to the R_1/R_2 ratio. A CMR of 106dB requires resistor matching of 0.005%. To maintain high CMR over temperature, the resistor TCR tracking must be better than 2ppm/°C. These accuracies are difficult and expensive to reliably achieve with discrete components.




FIGURE 3. Difference Amplifier with Gain and CMR Adjust.




FIGURE 4. Precision G = -10 Inverting Amplifier.





FIGURE 5. Voltage Follower with Input Protection.



To make a high performance high gain instrumentation amplifier, the INA106 can be combined with state-of-the-art op amps. For low source impedance applications, OPA37s will give the best noise, offset, and temperature drift. At source impedances above about $10k\Omega,$ the bias current noise of the OPA37 reacting with input impedance degrades noise. For these applications, use an OPA111 or a dual OPA2111 FET input op amp for lower noise. For an electrometer grade IA, use the OPA128—see table below.

Using the INA106 for the difference amplifier also extends the input common-mode range of the instrumentation amplifier to $\pm 10 V$. A conventional IA with a unity-gain difference amplifier has an input common-mode range limited to $\pm 5 V$ for an output swing of $\pm 10 V$. This is because a unity-gain difference amp needs $\pm 5 V$ at the input for 10V at the output, allowing only 5V additional for common-mode.

A ₁ , A ₂	R ₁ (Ω)	R_2 (k Ω)	GAIN (V/V)	CMRR (dB)	I _b (pA)	NOISE AT 1kHz (nV/ √Hz)
OPA37A	50.5	2.5	1000	128	40000	4
OPA111B	202	10	1000	110	1	10
OPA128LM	202	10	1000	118	0.075	38

FIGURE 6. Precision Instrumentation Amplifier.




FIGURE 7. Precision Summing Amplifier.




FIGURE 8. Precision G = 11 Buffer.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated