
INTEGRATED CIRCUITS



Objective specification File under Integrated Circuits, IC01 1995 Dec 08



Objective specification

Bitstream continuous calibration filter-DAC for CD-ROM audio

FEATURES

Multiple format input interface

- I²S-bus and LSB-justified input format compatible
- 1f_s input format data rate.

Extensive channel manipulation features

- · Separate soft mute on left and right channel
- Channel interchange function (left to right and right to left)
- Monaural function (left to right or right to left)
- True mono function (left plus right)/2.

Digital sound processing


- Separate digital volume control for left and right channels
- · Digital tone control, bass boost and treble
- dB-linear volume and tone control (low microcontroller load)
- Digital de-emphasis
- Soft mute.

Advanced audio output configuration

- Stereo line output (under microcontroller volume control)
- Stereo headphone output (under 5-tap potentiometer volume control)
- · Line output independent of headphone output volume
- · Power on/off click prevention circuitry
- High linearity, dynamic range, low distortion.

General

- · Integrated digital filter plus DAC plus headphone driver
- No analog post filter required
- · Easy application
- Functions controllable by static pins or by microcontroller interface
- 5 V power supply
- · Low power consumption
- Small package size (SO28 and SSOP28).



GENERAL DESCRIPTION

The TDA1388T CMOS digital-to-analog bitstream convertor incorporates an up-sampling digital filter and noise shaper, unique signal processing features and integrated line and headphone drivers. The digital processing features are of high sound quality due to the wide dynamic range of the bitstream conversion technique.

The TDA1388T supports the I²S-bus data input mode with word lengths of up to 20 bits and the LSB justified serial data input format with word lengths of 16, 18 and 20 bits. Two cascaded half-band filters and a sample-and-hold function increase the oversampling rate from $1f_s$ to $64f_s$. A 2nd-order noise shaper converts this oversampled data to a bitstream for the 5-bit continuous calibration digital-to-analog convertors (DACs).

On board amplifiers convert the output current to a voltage signal capable of driving a line output. The signal is also used to feed the integrated headphone amplifiers. The volume of the headphone is controlled by an external potentiometer.

The TDA1388T has special sound processing features for use in CD-ROM audio applications, which can be controlled by static pins or microcontroller interface. These functions are de-emphasis, volume, bass boost, treble, soft mute and the channel manipulation functions needed for ATAPI-compliant functionality in CD-ROM audio processing.

TDA1388T

ORDERING INFORMATION

TYPE PACKAGE						
NUMBER	NAME DESCRIPTION VERSIO					
TDA1388T	SO28	plastic small outline package; 28 leads; body width 7.5 mm.	SOT136-1			
TDA1388TZ	SSOP28	SSOP28 plastic shrink small outline package; 28 leads; body width 5.3 mm. SOT341				

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply		•	•	•	•	
V _{DD}	supply voltage	note 1	4.5	5.0	5.5	V
I _{DD}	supply current	note 2	_	22	-	mA
V _{FS(rms)}	full-scale output voltage (RMS value)	V _{DD} = 5 V	0.9	1.0	1.1	V
(THD+N)/S	total harmonic distortion plus	0 dB signal	_	-85	-80	dB
	noise as a function of signal for	$R_L = 5 k\Omega$	_	0.006	0.013	%
	the line output	–60 dB signal	_	-35	-30	dBA
		$R_L = 5 k\Omega$	_	1.8	3.2	%
	total harmonic distortion plus	0 dB signal	_	-65	-60	dB
	noise as a function of signal for	R _L = 16 Ω	_	0.056	0.1	%
	the headphone output	0 dB signal	_	-70	-	dB
		R _L = 32 Ω	_	0.032	-	%
		–60 dB signal	_	-35	-30	dBA
		$R_L = 16 \Omega \text{ or } R_L = 32 \Omega$	_	1.8	3.2	%
S/N	signal-to-noise ratio	A-weighted; at code 00000H	90	95	-	dBA
BR	input bit rate at data input	$f_{sys} = 256 f_s$	_	64f _s	-	bits
		$f_{sys} = 384 f_s$	-	48f _s	-	bits
f _{sys}	system clock frequency		8.192	-	18.432	MHz
T _{amb}	operating ambient temperature		-20	-	+70	°C


Notes

1. All V_{DD} and V_{SS} pins must be connected to the same supply or ground respectively.

2. Measured at input code 00000H and V_{DD} = 5 V.

TDA1388T

BLOCK DIAGRAM



TDA1388T

Bitstream continuous calibration filter-DAC for CD-ROM audio applications

PINNING

SYMBOL	PIN	DESCRIPTION			
V _{SSO}	1	operational amplifier ground			
HPOUTL	2	left headphone output voltage			
HPINL	3	left headphone input voltage			
V _{OL}	4	left channel audio voltage output			
FILTCL	5	capacitor for left channel 1st-order filter function, should be connected between this pin and V_{OL} (pin 4)			_
V _{ref}	6	internal reference voltage	V _{SSO1} 1	U	28 V _{DDO}
IF1	7	input format selection 1	HPOUTL 2		27 HPOUT
IF2	8	input format selection 2	HPINL 3		26 HPINR
BCK	9	bit clock input			
WS	10	word selection input	V _{OL} 4		25 V _{OR}
DATA	11	data input	FILTCL 5		24 FILTCR
V _{DDD}	12	digital supply voltage	V _{ref} 6		23 V _{SSA}
V _{SSD}	13	digital ground	IF1 7		22 V _{DDA}
SYSCLK	14	system clock 256f _s or 384f _s	IF2 8	TDA1388	21 V _{SSO2}
SYSSEL	15	system clock selection	вск 9		20 TC
APPL0	16	application mode 0 input	ws 10		19 ACP
APPL1	17	application mode 1 input			
APPL2	18	application mode 2 input	DATA 11		18 APPL2
ACP	19	application control input	V _{DDD} 12		17 APPL1
TC	20	test control	V _{SSD} 13		16 APPL0
n.c.	21	not connected	SYSCLK 14		15 SYSSEL
V _{DDA}	22	analog supply voltage		MGD014] 1
V _{SSA}	23	analog ground			
FILTCR	24	capacitor for right channel 1st-order filter function, should be connected between this pin and V_{OR} (pin 25)			
V _{OR}	25	right channel audio voltage output			
HPINR	26	right headphone input voltage			
HPOUTR	27	right headphone output voltage	Ei~ O	Din confirm	uration
V _{DDO}	28	operational amplifier supply voltage	Fig.2	Pin configu	iration.

FUNCTIONAL DESCRIPTION

The TDA1388T CMOS DAC incorporates an up-sampling digital filter, a sample-and-hold register, a noise shaper, continuously calibrated current sources, line amplifiers and headphone amplifiers. The $1f_s$ input data is increased to an oversampled rate of $64f_s$. This high-rate oversampling, together with the 5-bit DAC, enables the filtering required for waveform smoothing and out-of-band noise reduction to be achieved by simple 1st-order analog post-filtering.

System clock

The TDA1388T accommodates slave mode only, this means that in all applications the system devices must provide the system clock. The system frequency is selectable. The options are $256f_s$ and $384f_s$. The system clock must be locked in frequency to the l²S-bus input signals.

Table 1 System clock selection

SYSSEL	DESCRIPTION
0	256f _s
1	384f _s

Multiple format input interface

The TDA1388T supports the following data input formats;

- I²S-bus with data word length of up to 20 bits.
- LSB justified serial format with data word length of 16, 18 or 20 bits.

Table 2Data input formats

IF1	IF2	FORMAT
0	0	I ² S-bus
0	1	LSB-justified, 16 bits
1	0	LSB-justified, 18 bits
1	1	LSB-justified, 20 bits

The input formats are illustrated in Fig.3. Left and right data-channel words are time multiplexed.

Input mode

The TDA1388T has two input modes, a static-pin mode and a microcontroller mode. In the static-pin mode, the digital sound processing features such as mute left, mute right and de-emphasis are controlled by external pins. The other digital sound processing features have a default value. In the microcontroller mode, all the digital sound processing features can be controlled by the microcontroller. The controllable features are;

- De-emphasis.
- Volume left channel.
- Volume right channel.
- Flat/min/max switch.
- Bass boost.
- Treble.
- Channel manipulation modes.

The selection of one of the two modes is controlled by the ACP pin. When this pin is at logic 0 then the static pin mode will be selected. When the pin is at logic 1 then the microcontroller mode will be selected.

Table 3 Selectable values of the digital sound processing features

FEATURES	STATIC-PIN MODE	MICROCONTROLLER MODE	
De-emphasis	0 Hz or 44.1 kHz	0 Hz or 44.1 kHz	
Volume left channel	0 dB (fixed)	0 dB to –∞ dB	
Volume right channel	0 dB (fixed)	0 dB to –∞ dB	
Flat/min/max switch	flat (fixed)	flat/min/max	
Bass boost	flat set (fixed)	flat, min or max set	
Treble	flat set (fixed)	flat, min or max set	
Mute left channel	external pin	selectable (see Table 4)	
Mute right channel	external pin	selectable (see Table 4)	
Channel manipulation modes	L_CHANNEL = L (fixed)	see Table 10	
	R_CHANNEL = R (fixed)		

STATIC-PIN MODE

In the static-pin mode most of the features have a default value (see Table 3). The features that are controlled by the external pins are, mute left channel, mute right channel and de-emphasis.

Table 4	External pin feature control in the static-pin
	mode

PIN	FEATURE
APPL0	mute left channel
APPL1	mute right channel
APPL2	de-emphasis

MICROCONTROLLER MODE

The exchange of data and control information between the microcontroller and the TDA1388T is accomplished through a serial hardware interface comprising the following pins;

APPL0: microcontroller interface data line.

APPL1: microcontroller interface mode line.

APPL2: microcontroller interface clock line.

Information transfer through the microcontroller bus is organized in accordance with the so-called 'L3' format, in which two different modes of operation can be distinguished; address mode and data transfer mode (see Figs 4 and 5).

The address mode is required to select a device communicating via the L3-bus and to define the destination registers for the data transfer mode. Data transfer for the TDA1388T can only be in one direction, input to the TDA1388T to program its sound processing and other functional features.

Address mode

The address mode is used to select a device for subsequent data transfer and to define the destination registers. The address mode is characterized by APPL1 being LOW and a burst of 8 pulses on APPL2, accompanied by 8 data bits. The fundamental timing is shown in Fig.4. Data bits 0 to 1 indicate the type of the subsequent data transfer as shown in Table 5.

Table 5 Selection of data transfer

BIT 1	BIT 0	TRANSFER		
0	0	data (volume left, volume right, bass boost and treble)		
0	1	not used		
1	0	status (de-emphasis, mode and channel-manipulation)		
1	1	not used		

Data bits 7 to 2 represent a 6-bit device address, with bit 7 being the MSB and bit 2 the LSB. The address of the TDA1388T is 000101 (bit 7 to bit 2). In the event that the TDA1388T receives a different address, it will deselect its microcontroller interface logic.

Data transfer mode

The selection preformed in the address mode remains active during subsequent data transfers, until the TDA1388T receives a new address command. The fundamental timing of data transfers is essentially the same as in the address mode, shown in Fig.4. The maximum input clock and data rate is 64f_s. All transfers are bitwise, i.e. they are based on groups of 8 bits. Data will be stored in the TDA1388T after the eighth bit of a byte has been received. A multibyte transfer is illustrated in Fig.6.

Programming the sound processing and other features

The sound processing and other feature values are stored in independent registers. The first selection of the registers is achieved by the choice of data type that is transferred. This is performed in the address mode, BIT 1 and BIT 0 (see Table 5). The second selection is performed by the 2 MSBs of the data byte (BIT 7 and BIT 6). The other bits in the data byte (BIT 5 to BIT 0) is the value that is placed in the selected registers.

When the data transfer of type "data" is selected, the features VOLUME_R, VOLUME_L, BASS BOOST and TREBLE can be controlled. When the data transfer of type "status" is selected, the features MODE, DE-EMPHASIS, CHANNEL_MANIP_R and CHANNEL_MANIP_L can be controlled.

BIT 7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REGISTER SELECTED
0	M1	MO	DE	OR1	OR0	OL1	OL0	MODE (1 : 0), DEEMPHASIS, CHANNEL_MA- NIP_R (1 : 0), CHANNEL_MANIP_L (1 : 0)

BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 **REGISTER SELECTED** 0 VR5 VR4 VR3 VR2 VR1 VR0 VOLUME_R (5:0) 0 VL5 0 1 VL4 VL3 VL2 VL1 VL0 VOLUME_L (5:0) 1 0 X⁽¹⁾ BB4 BB3 BB2 BB1 BB0 BASS BOOST (4:0) X⁽¹⁾ 1 1 TR4 TR3 TR2 TR1 TR0 TREBLE (4:0)

Table 7 Data transfer of type "data"

Note

1. X = don't care

MODE: a 2-bit value to program the mode of the sound processing filters of Bass Boost and Treble. There are three modes: flat, min and max.

 Table 8
 The flat/min/max switch

MODE 1	MODE 0	FUNCTION
0	0	flat
0	1	min
1	0	min
1	1	max

DE-EMPHASIS: a 1-bit value to enable the digital de-emphasis filter.

Table 9De-emphasis

DEEM	FUNCTION
0	no de-emphasis
1	de-emphasis, 44.1 kHz

CHANNEL_MANIP_R and CHANNEL_MANIP_L: both are a 2 bit value to program the right or left channel manipulation.

Table 10 Channel manipulation modes

CHANNEL_MANIP_L<1 : 0>	CHANNEL_MANIP_R<1 : 0>	L_CHANNEL	R_CHANNEL
00	00	MUTE	MUTE
00	01	MUTE	R
00	10	MUTE	L
00	11	MUTE	(L + R)/2
01	00	R	MUTE
01	01	R	R
01	10	R	L
01	11	R	(L + R)/2
10	00	L	MUTE
10	01	L	R
10	10	L	L
10	11	L	(L + R)/2
11	00	(L + R)/2	MUTE
11	01	(L + R)/2	R
11	10	(L + R)/2	L
11	11	(L + R)/2	(L + R)/2

TDA1388T

VOLUME_R: a 6-bit value to program the right channel volume attenuation (VR5 to VR0). The range is 0 dB to $-\infty$ dB in steps of 1 dB.

Table 11	Volume right settings	
----------	-----------------------	--

VR5	VR4	VR3	VR2	VR1	VR0	VOLUME (dB)
0	0	0	0	0	0	0
0	0	0	0	0	1	0
0	0	0	0	1	0	-1
0	0	0	0	1	1	-2
:	:	:	:	:	:	:
1	1	1	0	1	1	-58
1	1	1	1	0	0	-59
1	1	1	1	0	1	-60
1	1	1	1	1	0	-∞
1	1	1	1	1	1	-∞

VOLUME_L: a 6-bit value to program the left channel volume attenuation (VL5 to VL0). The range is 0 dB to $-\infty$ dB in steps of 1 dB.

Table 12 Volume left settings

VR5	VR4	VR3	VR2	VR1	VR0	VOLUME (dB)
0	0	0	0	0	0	0
0	0	0	0	0	1	0
0	0	0	0	1	0	-1
0	0	0	0	1	1	-2
:	:	:	:	:	:	:
1	1	1	0	1	1	-58
1	1	1	1	0	0	-59
1	1	1	1	0	1	-60
1	1	1	1	1	0	-∞
1	1	1	1	1	1	-∞

TDA1388T

BASS BOOST: a 5-bit value to program the bass boost setting. The used set depends on the MODE bits.

Table 13 Bass boost settings

BB4	BB3	BB2	BB1	BB0		BASS BOOST	
DD4	ББЗ	BB2	BD1	BBU	FLAT SET (dB)	MIN SET (dB)	MAX SET (dB)
0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0
0	0	0	1	0	0	0	0
0	0	0	1	1	0	0	0
0	0	1	0	0	0	2	2
0	0	1	0	1	0	2	2
0	0	1	1	1	0	4	4
0	0	1	1	0	0	4	4
0	1	0	0	1	0	6	6
0	1	0	0	0	0	6	6
0	1	0	1	1	0	8	8
0	1	0	1	0	0	8	8
0	1	1	0	1	0	10	10
0	1	1	0	0	0	10	10
0	1	1	1	1	0	12	12
0	1	1	1	0	0	12	12
1	0	0	0	0	0	14	14
1	0	0	0	1	0	14	14
1	0	0	1	0	0	16	16
1	0	0	1	1	0	16	16
1	0	1	0	0	0	18	18
1	0	1	0	1	0	18	18
1	0	1	1	1	0	18	20
1	0	1	1	0	0	18	20
1	1	0	0	1	0	18	22
1	1	0	0	0	0	18	22
1	1	0	1	1	0	18	24
1	1	0	1	0	0	18	24
:	:	:	:	:	:	:	:
1	1	1	1	0	0	18	24

TDA1388T

TREBLE: a 5-bit value to program the treble setting. The used set depends on the MODE bits.

Table 14 Treble settings

TR4	TR3	TR2	TR1	TR0		TREBLE	
184	183	IRZ		IRU	FLAT SET (dB)	MIN SET (dB)	MAX SET (dB)
0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0
0	0	0	1	0	0	0	0
0	0	0	1	1	0	0	0
0	0	1	0	0	0	2	2
0	0	1	0	1	0	2	2
0	0	1	1	1	0	2	2
0	0	1	1	0	0	2	2
0	1	0	0	1	0	4	4
0	1	0	0	0	0	4	4
0	1	0	1	1	0	4	4
0	1	0	1	0	0	4	4
0	1	1	0	1	0	6	6
0	1	1	0	0	0	6	6
0	1	1	1	1	0	6	6
0	1	1	1	0	0	6	6
:	:	:	:	:	:	:	:
1	1	1	1	0	0	6	6

Flat/min/max setting selection

In the TDA1388T has three setting for the digital sound features bass boost and treble. The possible settings are called 'flat', 'min' and 'max'. The flat setting has no influence on the audio signal, the minimum setting has a small influence on the audio signal and the maximum setting has a large influence on the audio signal. In the static-pin mode, the flat setting is used for the bass boost and treble filters. In the microcontroller mode, all three settings can by controlled by a register.

Channel manipulation modes

In the TDA1388T there is a channel manipulation function implemented. This function has a fixed value in the static-pin mode, the left signal on the left channel and the right signal on the right channel. In the microcontroller mode several option are possible. The different modes are as follows;

- Normal stereo output.
- Left/right reverse output.
- Mono left/right output: (L + R)/2.
- Output muting with soft mute.

De-emphasis

De-emphasis is controlled by an external pin in the static-pin mode and by a register in the microcontroller mode. The digital de-emphasis filter is dimensioned to produce the de-emphasis frequency characteristics for the sample rate 44.1 kHz. With its 18-bit dynamic range, the digital de-emphasis filter of the TDA1388T is a convenient and component saving alternative to analog de-emphasis. De-emphasis is synchronized to the sample clock, so that operation always takes place on complete samples.

Volume control

The volume of the left and right channels are controlled by a fixed value (0 dB) in the static-pin mode and by separate registers in the microcontroller mode. In the microcontroller mode the values of both channels can vary, independent of each other, from 0 dB to $-\infty$ dB.

Since there is no headroom included into the sound control section, the volume control precedes the sound control. Full volume and neutral setting (flat) of the sound control results in full-scale output. Any tone boost will directly cause clipping, which can be avoided by reduction of the volume setting.

Bass boost

A strong bass boost effect, which is useful in compensating for poor response of portable headphone sets, is implemented digitally in the TDA1388T and can be controlled in the microcontroller mode. In the static-pin mode, the flat setting is fixed. In the microcontroller mode, valid settings range from flat (no influence on audio) to +18 dB with step sizes of 2 dB in minimum and to +24 dB with step sizes of 2 dB in maximum. The programmable bass boost filter is a 2nd-order shelving type with a fixed corner frequency of 130 Hz for the minimum setting and a fixed corner frequency of 230 Hz for the maximum setting and has a Butterworth characteristic. Because of the exceptional amount of programmable gain, bass boost should be used with adequate prior attenuation, using the volume control.

Treble

A treble effect is implemented digitally in the TDA1388T and can be controlled in the microcontroller mode. In the static-pin mode, the flat setting is fixed. In the microcontroller mode, valid settings range from flat (no influence on audio) to +6 dB with step sizes of 2 dB in minimum and to +6 dB with step sizes of 2 dB in maximum. The programmable treble filter is a 1st-order shelving type with a fixed corner frequency of 2.8 kHz for the minimum setting and a fixed corner frequency of 5.0 kHz for the maximum setting. Because of the exceptional amount of programmable gain, treble should be used with adequate prior attenuation, using the volume control.

Soft mute

Soft mute is controlled by external pins, for each channel one, in the static-pin mode and by the channel manipulation modes of left or right in the microcontroller mode. When the mute is active for a channel, the value of the sample is decreased smoothly to zero following a raised cosine curve. 32 coefficients are used to step down the value of the data, each one being used 32 times before stepping on to the next. This amounts to a mute transition of 23 ms at $f_s = 44.1$ kHz. When the mute is released, the samples are returned to the full level again following a raised cosine curve with the same coefficients being used in the reverse order. The mute, on the left or right channel, is synchronized to the sample clock, so that operation always takes place on complete samples.

Oversampling and noise shaper

The digital filter is four times oversampling filter. It consists of two sections which each increase the sample rate by 2. The 2nd-order noise shaper operates at $64f_s$. It shifts in-band quantization noise to frequencies well above the audio band. This noise shaping technique used in combination with a sign-magnitude coding enables high signal-to-noise ratios to be achieved. The noise shaper outputs a 5-bit PDM bitstream signal to the DAC.

Continuous calibration DAC

The dual 5-bit DAC uses the continuous calibration technique. This method, based on charge storage, involves exact duplication of a single reference current source. In the TDA1388T, 32 such current sources plus 1 spare source are continuously calibrated. The spare source is included to allow continuous convertor operation. The DAC receives a 5-bit data bitstream from the noise shaper. This data is converted so that no current is switched to the output during digital silence (input 00000H). In this way very high signal-to-noise performance is achieved.

Stereo line driver

High precision, low-noise amplifiers together with the internal conversion resistor R_{CONV1} and R_{CONV2} convert the converter output current to a voltage capable of driving a headphone. The voltage is available at V_{OL} and V_{OR} (pins 4 and 25).

Stereo headphone driver

High precision, low-noise amplifiers are capable of driving a headphone load. The voltage is available at HPOUTL and HPOUTR (pins 2 and 27).




RIGHT

Ē

NS N

B2

BCK



B2 MSB


./....

BCK

DATA

LEFT

WS



TDA1388T

Fig.3 Input formats.

BG

B5

B4

B3 (

B2 MSB)

i

BCK

WS

EFT

B4

B3


B2


MSB (

BCK

LEFT


WS





TDA1388T

Bitstream continuous calibration filter-DAC for CD-ROM audio applications



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134). All voltage referenced to ground, $V_{DDD} = V_{DDA} = V_{DDO} 5 \text{ V}$; $T_{amb} = 25 \text{ °C}$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DD}	supply voltage	note 1	-	7.0	V
T _{xtal(max)}	maximum crystal temperature		_	+150	°C
T _{stg}	storage temperature		-65	+125	°C
T _{amb}	operating ambient temperature		-20	+70	°C
V _{es}	electrostatic handling	note 2	-3000	+3000	V
		note 3	-300	+300	V

Notes

- 1. All V_{DD} and V_{SS} connections must be made to the same power supply.
- 2. Equivalent to discharging a 100 pF capacitor via a 1.5 $k\Omega$ series resistor.
- 3. Equivalent to discharging a 200 pF capacitor via a 2.5 μH series inductor.

TDA1388T

THERMAL CHARACTERISTICS

SYMBOL	SYMBOL PARAMETER		UNIT
R _{th j-a}	thermal resistance from junction to ambient in free air		
	SOP28	tbf	K/W
	SSOP28	tbf	K/W

DC CHARACTERISTICS

 $V_{DDD} = V_{DDA} = V_{DDO} = 5 \text{ V}; \text{ } T_{amb} = 25 \text{ }^{\circ}\text{C}; \text{ } \text{R}_{L} = 5 \text{ } \text{k}\Omega; \text{ all voltages referenced to ground (pins 1, 13 and 23); unless otherwise specified.}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DDD}	digital supply voltage	note 1	4.5	5.0	5.5	V
V _{DDA}	analog supply voltage	note 1	4.5	5.0	5.5	V
V _{DDO}	operational amplifier supply voltage	note 1	4.5	5.0	5.5	V
I _{DDD}	digital supply current	at digital silence	-	7.0	-	mA
I _{DDA}	analog supply current	at digital silence	-	5.0	-	mA
I _{DDO}	operational amplifier supply current	at digital silence	-	10	-	mA
P _{tot}	total power dissipation	note 2	_	110	-	mW
Digital input p	ins			·	·	•
V _{IH}	HIGH level input voltage		0.7V _{DDD}	-	V _{DDD} + 0.5	V
V _{IL}	LOW level input voltage		_	-	0.3V _{DDD}	V
I _{LI}	input leakage current		-	-	10	μA
C _{in}	input capacitance		-	-	10	pF
Analog audio	pins					
V _{ref}	reference voltage	with respect to V _{SSA}	0.45V _{DDA}	0.5V _{DDA}	0.55V _{DDA}	V
R _{out(ref)}	output reference resistance		_	3	-	kΩ
R _{CONV}	current-to-voltage conversion resistor		-	2.0	-	kΩ
I _{o(max)}	maximum output current	(THD+N)/S < 0.1% R _L = 32 Ω	-	88	-	mA
		(THD+N)/S < 0.1% R _L = 16 Ω	-	44	-	mA
CL	output load capacitance	note 3	-	-	50	pF

Notes

- 1. All power supply pins (V_{DD} and V_{SS}) must be connected to the same external power supply unit.
- 2. No operational amplifier load resistor.
- 3. Load capacitance larger than 50 pF, a 22 μ H inductor in parallel with a 270 Ω resistor must be inserted between the load and the operational amplifier output.

TDA1388T

AC CHARACTERISTICS (ANALOG)

 $V_{DDD} = V_{DDA} = V_{DDO} = 5 \text{ V}; f_i = 1 \text{ kHz}; T_{amb} = 25 \text{ °C}; R_L = 5 \text{ k}\Omega \text{ all voltages referenced to ground (pins 1, 13 and 23); unless otherwise specified.}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
RES	resolution		-	_	18	bits
V _{FS(rms)}	output voltage swing (RMS value)	note 1	0.9	1.0	1.1	V
V _{DC(os)}	output voltage DC offset with respect to reference voltage level V _{ref}		-	20	-	mV
SVRR	supply voltage ripple rejection V_{DDA} and V_{DDO}		-	40	-	dB
ΔV _o	unbalance between the 2 DAC voltage outputs	maximum volume	-	0.1	-	dB
α_{ct}	crosstalk between the 2 DAC voltage outputs for line outputs	$R_L = 5 k\Omega$, note 2	-	90	-	dB
	crosstalk between the 2 DAC	$R_L = 16 \text{ k}\Omega$, note 2	-	60	-	dB
	voltage outputs for headphone outputs	$R_L = 32 \text{ k}\Omega$, note 2	-	60 - c 65 - c -85 -80 c	dB	
(THD+N)/S	total harmonic distortion plus	0 dB signal	-	-85	-80	dB
	noise as a function of signal for	$R_L = 5 k\Omega$	-	0.006	0.013	%
	the line output	–60 dB signal	-	-35	$ \begin{array}{c} 18\\ 1.1\\ -\\ -\\ -\\ -\\ -\\ -\\ -\\ -\\ -\\ -\\ -\\ -\\ -\\$	dBA
		$R_L = 5 k\Omega$	-	1.8	3.2	%
	total harmonic distortion plus	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	-60	dB		
	noise as a function of signal for	$R_L = 16 \text{ k}\Omega$	-	0.056	0.1	%
	the headphone output	0 dB signal	-	-70	-	dB
		$R_L = 32 \text{ k}\Omega$	-	0.032	-	%
		–60 dB signal	-	-35	-30	dBA
		$R_L = 16 \text{ k}\Omega \text{ or } R_L = 32 \text{ k}\Omega$	-	1.8	3.2	%
S/N	signal-to-noise ratio at bipolar zero	0 0	90	95	_	dBA

Notes


- 1. Proportional to V_{DDA} .
- 2. One output digital silence, the other maximum volume.

TDA1388T


AC CHARACTERISTICS (DIGITAL)

 $V_{DDD} = V_{DDA} = V_{DDO} = 4.5$ to 5.5 V; $T_{amb} = -20$ to +70 °C; $R_L = 5 \text{ k}\Omega$; all voltages referenced to ground (pins 1, 13 and 23); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX	UNIT
T _{cy}	clock cycle	$f_{sys} = 256 f_s$	81.3	88.6	122	ns
		$f_{sys} = 384 f_s$	54.2	59.1	81.3	ns
t _{CWL}	f _{sys} LOW level pulse width		22	_	-	ns
t _{CWH}	f _{sys} HIGH level pulse width		22	_	-	ns
Serial inpu	ut data timing (see Fig.7)	•	•		•	
BR	clock input = data input rate	$f_{sys} = 256 f_s$	_	64fs	-	
		$f_{sys} = 384 f_s$	_	48fs	-	
f _{sys}	system clock frequency		8.192	_	18.432	MHz
f _{WS}	word selection input frequency		_	44.1	48	kHz
t _r	rise time		_	_	20	ns
t _f	fall time		_	_	20	ns
t _{BCK(H)}	bit clock HIGH time		55	_	-	ns
t _{BCK(L)}	bit clock LOW time		55	_	-	ns
t _{s;DAT}	data set-up time		10	_	-	ns
t _{h;DAT}	data hold time		20	_	-	ns
t _{s;WS}	word selection set-up time		20	_	-	ns
t _{h;WS}	word selection hold time		10	_	-	ns



TEST AND APPLICATION INFORMATION




TDA1388T

Bitstream continuous calibration filter-DAC for CD-ROM audio applications

PACKAGE OUTLINES

SO28: plastic small outline package; 28 leads; body width 7.5 mm



SOT136-1

TDA1388T

95-02-04

Bitstream continuous calibration filter-DAC for CD-ROM audio applications

SSOP28: plastic shrink small outline package; 28 leads; body width 5.3 mm SOT341-1 А D X /] у HE = v 🕅 A Ζ 28 15 Π Q (A2) pin 1 index Lp П 14 detail X ↓ ↓ ↓ w M е 2.5 5 mm 0 scale DIMENSIONS (mm are the original dimensions) Α D⁽¹⁾ E⁽¹⁾ Z⁽¹⁾ UNIT С ${\sf H}_{\sf E}$ L Lp Q ۷ w θ Α1 A_2 A_3 bp е у max 7.9 7.6 1.1 0.7 8⁰ 0.21 1.80 0.38 0.20 10.4 5.4 5.2 1.03 0.9 mm 2.0 0.25 0.65 1.25 0.2 0.13 0.1 0° 0.05 1.65 0.25 0.09 10.0 0.63 0.7 Note 1. Plastic or metal protrusions of 0.20 mm maximum per side are not included. REFERENCES OUTLINE EUROPEAN **ISSUE DATE** VERSION PROJECTION IEC JEDEC EIAJ 93-09-08 \square

SOT341-1

MO-150AH

TDA1388T

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all SO and SSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering

SO

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

SSOP

Wave soldering is **not** recommended for SSOP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.

Even with these conditions, only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).

METHOD (SO AND SSOP)

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

TDA1388T

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
more of the limiting values of the device at these or at	accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or may cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification limiting values for extended periods may affect device reliability.
Application information	
	in the strength is a shipper and do no set form a set of the secolitization

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Philips Semiconductors – a worldwide company

Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367 Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466 Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211 Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, Tel. (31)40-2783749, Fax. (31)40-2788399 Brazil: Rua do Rocio 220 - 5th floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil, P.O. Box 7383 (01064-970), Tel. (011)821-2333, Fax. (011)829-1849 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS: Tel. (800) 234-7381, Fax. (708) 296-8556 Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Ävenue, Kowloon Tong, HONG KONG, Tel. (852)2319 7888, Fax. (852)2319 7700 Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17, 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549 Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHÄGEN S, Tel. (45)32 88 26 36, Fax. (45)31 57 19 49 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. (358)0-615 800, Fax. (358)0-61580 920 France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex. Tel. (01)4099 6161, Fax. (01)4099 6427 Germany: P.O. Box 10 51 40, 20035 HAMBURG, Tel. (040)23 53 60, Fax. (040)23 53 63 00 Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240 India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, Bombay 400 018 Tel. (022)4938 541, Fax. (022)4938 722 Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)7640 000, Fax. (01)7640 200 Italy: PHILIPS SEMICONDUCTORS S.r.I. Piazza IV Novembre 3, 20124 MILANO Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557 Japan: Philips Bldg 13-37, Kohnan2-chome, Minato-ku, TOKYO 108, Tel. (03)3740 5130, Fax. (03)3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)709-1412, Fax. (02)709-1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556 Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. (040)2783749, Fax. (040)2788399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. (022)74 8000, Fax. (022)74 8341 Pakistan: Philips Electrical Industries of Pakistan Ltd. Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton, KARACHI 75600, Tel. (021)587 4641-49, Fax. (021)577035/5874546

Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (63) 2 816 6380, Fax. (63) 2 817 3474 Portugal: PHILIPS PORTUGUESA, S.A. Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA, Tel. (01)4163160/4163333, Fax. (01)4163174/4163366 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500 South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430, Johannesburg 2000, Tel. (011)470-5911, Fax. (011)470-5494 Spain: Balmes 22, 08007 BARCELONA, Tel. (03)301 6312, Fax. (03)301 42 43 Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 77 30 Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978, TAIPEI 100, Tel. (886) 2 382 4443, Fax. (886) 2 382 4444 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND, Tel. (66) 2 745-4090, Fax. (66) 2 398-0793 Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. (0212)279 27 70, Fax. (0212)282 67 07 Ukraine: Philips UKRAINE, 2A Akademika Koroleva str., Office 165. 252148 KIEV, Tel. 380-44-4760297, Fax. 380-44-4766991 United Kingdom: Philips Semiconductors LTD. 276 Bath Road, Hayes, MIDDLESEX UB3 5BX Tel. (0181)730-5000, Fax. (0181)754-8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556 Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601

Internet: http://www.semiconductors.philips.com/ps/

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax. +31-40-2724825

SCD47 © Philips Electronics N.V. 1995

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

513061/1100/01/pp24 Document order number: Date of release: 1995 Dec 08 9397 750 00516

Let's make things better.



