

ULTRA HIGH SPEED 4K x 1 STATIC CMOS RAM



FEATURES

- Full CMOS, 6T Cell
- High Speed (Equal Access and Cycle Times)
 - 10/12/15/20/25 ns (Commercial)
 - 15/20/25/35 ns (Military)
- Low Power Operation
 - 715 mW Active -10 (Commercial)
 - 550 mW Active -25 (Commercial)
 - 110 mW Standby (TTL Input)
 - 55 mW Standby (CMOS Input)

- Single 5V ± 10% Power Supply
- Separate Input and Output Ports
- Three-State Outputs
- **■** Fully TTL Compatible Inputs and Outputs
- Standard Pinout (JEDEC Approved)
 - 18 Pin 300 mil DIP
 - 18 Pin CERPACK
 - 18 Pin LCC (290 x 430 mils)



DESCRIPTION

The P4C147 is a 4,096-bit ultra high speed static RAM organized as 4K x 1. The CMOS memories require no clocks or refreshing, and have equal access and cycle times. Inputs are fully TTL-compatible. The RAM operates from a single $5V \pm 10\%$ tolerance power supply.


Access times as fast as 10 nanoseconds are available, permitting greatly enhanced system operating speeds.

CMOS is utilized to reduce power consumption in both active and standby modes. In addition to very high performance, this device features latch-up protection and single-event-upset protection.


The P4C147 is available in 18 pin 300 mil DIP packages as well as an 18-pin CERPACK package and LCC.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS





Means Quality, Service and Speed

MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
V _{cc}	Power Supply Pin with Respect to GND	-0.5 to +7	V
V _{TERM}	Terminal Voltage with Respect to GND (up to 7.0V)	-0.5 to V _{cc} +0.5	V
T _A	Operating Temperature	-55 to +125	°C

Symbol	Parameter	Value	Unit
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	50	mA

RECOMMENDED OPERATING CONDITIONS

Grade ⁽²⁾	Ambient Temp	Gnd	V _{cc}
Commercial	0°C to 70°C	0V	5.0V ± 10%
Military	-55°C to +125°C	0V	5.0V ± 10%

CAPACITANCES⁽⁴⁾

 $(V_{CC} = 5.0V, T_A = 25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter	Conditions	Тур.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$	5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	pF

DC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply voltage (2)

Comple of	_	Took Conditions	P40	C147	l lni4	
Symbol	Parameter	Test Conditions	Min.	Max.	- Unit	
V _{OH}	Output High Voltage (TTL Load)	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}.$		2.4		V
V _{OL}	Output Low Voltage (TTL Load)	$I_{OL} = +8 \text{ mA}, V_{CC} = \text{Min}$			0.4	V
V _{IH}	Input High Voltage			2.2	V _{CC} =+0.5	V
V _{IL}	Input Low Voltage			-0.5 ⁽³⁾	0.8	V
I _{LI}	Input Leakage Current	$V_{CC} = Max., V_{IN} = GND \text{ to } V_{CC}$	Mil. Comm'l	–10 –5	+10 +5	μА
I _{LO}	Output Leakage Current	$V_{CC} = Max., \overline{CE} = V_{IH},$ $V_{OUT} = GND \text{ to } V_{CC}$	Mil. Comm'l	–10 –5	+10 +5	μΑ
I _{SB}	Standby Power Supply Current (TTL Input Levels)	CE≥V _{IH} , V _{CC} = Max., f=Max., Output Open	Mil. Comm'l	_	30 23	mA
I _{SB1}	Standby Power Supply Current (CMOS Input Levels)	$\overline{\text{CE}} \ge \text{V}_{\text{HC}}, \text{V}_{\text{CC}} = \text{Max., f= 0,}$ Output Open $\text{V}_{\text{IN}} \le 0.2 \text{V or V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V}$	Mil. Comm'l		15 10	mA

POWER DISSIPATION CHARACTERISTICS VS. SPEED


Symbol	Parameter	Temperature Range	-10	-12	-15	-20	-25	-35	Unit
I _{cc}	Dynamic Operating Current	Commercial Military	130 N/A	130 N/A	120 145	115 135	100 125	N/A 120	mA mA

AC CHARACTERISTICS—READ CYCLE

 $(V_{CC} = 5V \pm 10\%, All Temperature Ranges)^{(2)}$


Sym.	Parameter		10	-1	12	-15		-20		-25		-35		Unit
Oy	, arameter		Max	Min	Max	Oilit								
t _{RC}	Read Cycle Time	10		12		15		20		25		35		ns
t _{AA}	Address Access Time		10		12		15		20		25		35	ns
t _{AC}	Chip Enable Access Time		10		12		15		20		25		35	ns
t _{OH}	Output Hold from Address Change	2		2		2		2		2		2		ns
t _{LZ}	Chip Enable to Output in Low Z	2		2		2		2		2		2		ns
t _{HZ}	Chip Disable to Output in High Z		4		5		6		8		10		14	ns
t _{PU}	Chip Enable to Power Up Time	0		0		0		0		0		0		ns
t _{PD}	Chip Disable to Power Down Time		10		12		15		20		25		35	ns

TIMING WAVEFORM OF READ CYCLE NO. 1(5)



TIMING WAVEFORM OF READ CYCLE NO. 2

(6)



Notes:


- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- 2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 3. Transient inputs with V_{\perp} and I_{\perp} not more negative than -3.0V and -100mA, respectively, are permissible for pulse widths up to 20 ns.
- 4. This parameter is sampled and not 100% tested.
- 5. $\overline{\text{CE}}$ is LOW and $\overline{\text{WE}}$ is HIGH for READ cycle.
- WE is HIGH, and address must be valid prior to or coincident with CE transition LOW.
- 7. Transition is measured ± 200 mV from steady state voltage prior to change with specified loading in Figure 1. This parameter is sampled and not 100% tested.
- 8. Read Cycle Time is measured from the last valid address to the first transitioning address.

AC CHARACTERISTICS—WRITE CYCLE


 $(V_{CC} = 5V \pm 10\%, All Temperature Ranges)^{(2)}$

		-1	10	-1	2	-1	5	-2	20	-2	25	-3	35	11
Sym.	Parameter	Min	Max	Unit										
t _{wc}	Write Cycle Time	10		12		15		20		25		35		ns
t _{cw}	Chip Enable Time to End of Write	8		10		12		15		20		25		ns
t _{AW}	Address Valid to End of Write	8		10		12		15		20		25		ns
t _{AS}	Address Set-up Time	0		0		0		0		0		0		ns
t _{wp}	Write Pulse Width	8		10		12		14		15		18		ns
t _{AH}	Address Hold Time from End of Write	0		0		0		0		0		0		ns
t _{DW}	Data Valid to End of Write	5		6		7		9		12		15		ns
t _{DH}	Data Hold Time	0		0		0		0		0		0		ns
t _{wz}	Write Enable to Output in High Z		5		6		7		9		12		15	ns
t _{ow}	Output Active from End of Write	0		0		0		0		0		0		ns

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)(9)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CE CONTROLLED)(9)



Notes:

- 9. $\overline{\text{CE}}$ and $\overline{\text{WE}}$ must be LOW for WRITE cycle.
- 10. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ high, the output remains in a high impedance state.
- 11. Write Cycle Time is measured from the last valid address to the first transition address.
- 12. Transition is measured ± 200 mV from steady state voltage prior to change with specified loading in Figure 1. This parameter is sampled and not 100% tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
<u> </u>	
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2

TRUTH TABLE

Mode	de <u>CE</u> <u>WE</u>		Output	Power
Standby	Н	Х	High Z	Standby
Read	L	Н	D _{out}	Active
Write	L	L	High Z	Active




Figure 1. Output Load




Figure 2. Thevenin Equivalent


Note:

Due to the ultra-high speed of the P4C147, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the $V_{\rm CC}$ and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor

is also required between V_{cc} and ground. To avoid signal reflections, proper termination must be used; for example, a 50Ω test environment should be terminated into a 50Ω load with 1.73V (Thevenin Voltage) at the comparator input, and a 116Ω resistor must be used in series with D_{OUT} to match 166Ω (Thevenin Resistance).

^{*} including scope and test fixture.

ORDERING INFORMATION



The P4C147 is also available per SMD 5962-88587

SELECTION GUIDE

The P4C147 is available in the following temperature, speed and package options.

Temperature Range	Speed (ns) Package	10	12	15	20	25	35
Commercial	Plastic DIP	-10PC	-12PC	-15PC	-20PC	-25PC	N/A
Military Temp.	CERDIP (300 mil) LCC CERPACK	N/A N/A N/A	N/A N/A N/A	–15DM –15LM –15FM	–20DM –20LM –20FM	–25DM –25LM –25FM	-35DM -35LM -35FM
Military Processed*	CERDIP (300 mil) LCC CERPACK	N/A N/A N/A	N/A N/A N/A	-15DMB -15LMB -15FMB	-20DMB -20LMB -20FMB	-25DMB -25LMB -25FMB	-35DMB -35LMB -35FMB

^{*} Military temperature range with MIL-STD-883, Class B processing.

N/A = Not Available