Power MOSFET

30 V, 12 A, Single N-Channel, SO-8

Features

- High Density Power MOSFET with Ultra Low R_{DS(on)} for Higher Efficiency
- Miniature SO-8 Surface Mount Package Saving Board Space
- I_{DSS} Specified at Elevated Temperature
- Diode Exhibits High Speed, Soft Recovery

Applications

- Power Management for Battery Power Products
- Portable Products
- Computers, Printers, PCMCIA Cards
- Cell Phones, Cordless Telephones

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parameter			Symbol	Value	Unit	
Drain-to-Source Voltage			V _{DSS}	30	V	
Gate-to-Source Voltage	Gate-to-Source Voltage			±20	V	
Continuous Drain	Steady	T _A = 25°C	I _D	9.6	Α	
Current (Note 1)	State	T _A = 70°C		7.6		
	tp ≤10 s	$T_A = 25^{\circ}C$		12		
Power Dissipation	Stead	y State	P_{D}	1.56	W	
(Note 1)	tp ≤	≤10 s		2.5		
Continuous Drain	Steady	T _A = 25°C	I _D	7.0	Α	
Current (Note 2)	State	T _A = 70°C		5.6		
Power Dissipation (Note 2)		T _A = 25°C	P _D	0.83	W	
Pulsed Drain Current	tp = 10 μs, DC = 2 %		I _{DM}	50	Α	
Operating Junction and Storage Temperature			T _J , T _{STG}	-55 to 150	°C	
Source Current (Body Diode)			I _S	6.0	Α	
Single Pulse Drain–to–Source Avalanche Energy (V_{DD} = 20 V, V_{GS} = 5 V, I_{PK} = 7.25 A, L = 19 mH, R_G = 25 Ω)			E _{AS}	500	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C		

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	80	°C/W
Junction-to-Ambient - t = 1 0 s (Note 1)	$R_{\theta JA}$	50	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	150	

- Surface-mounted on FR4 board using 1 in sq. pad size (Cu area = 1.127 in sq. [1 oz] including traces)
- Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 0.412 in sq.)




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
30 V	9.7 m Ω @ 10 V	12 A
00 1	15.5 mΩ @ 4.5 V	.1

N-Channel



MARKING DIAGRAM/ PIN ASSIGNMENT



CASE 751 STYLE 12 Source Gate Top View

E4404N = Device Code
L = Assembly Location
Y = Year
WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping [†]		
NTMS4404NR2	SO-8	2500/Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Units
OFF CHARACTERISTICS	•			•		•	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /				25		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	., .,,,	T _J = 25°C			1.0	μΑ
	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V}$ $T_{J} = 100^{\circ}\text{C}$	T _J = 100°C			5.0		
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS} =$	±20 V			±100	nA
ON CHARACTERISTICS (Note 3)	•					-	
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 3$	250 μΑ	1.0	2.2	3.0	V
Gate Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-5.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D =	= 12 A		9.7	11.5	mΩ
		V _{GS} = 4.5 V, I _D =	= 6.0 A		15.5	17.5	
Forward Transconductance	9FS	V _{DS} = 15 V, I _D =	: 12 A		17.5		S
CHARGES AND CAPACITANCES							
Input Capacitance	C _{ISS}				1975	2500	pF
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1 MHz,	V _{DS} = 24 V		575	750	1
Reverse Transfer Capacitance	C _{RSS}				180	300	
Total Gate Charge	Q _{G(TOT)}				50	70	nC
Threshold Gate Charge	Q _{G(TH)}	1,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			2.4		1
Gate-to-Source Charge	Q _{GS}	$V_{GS} = 10 \text{ V}, V_{DS} = 24$	$V_{GS} = 10 \text{ V}, V_{DS} = 24 \text{ V}, I_D = 12 \text{ A}$		7.5		
Gate-to-Drain Charge	Q_{GD}	1			16		
SWITCHING CHARACTERISTICS, V _{GS} = '	10 V (Note 4)						
Turn-On Delay Time	t _{d(ON)}				15	25	ns
Rise Time	tr	$V_{GS} = 10 \text{ V}, V_{DS} = 24 \text{ V}, I_{D} = 12 \text{ A},$ $R_{G} = 2.5 \Omega$			25	50	
Turn-Off Delay Time	t _{d(OFF)}				35	55	
Fall Time	t _f				15	30	
SWITCHING CHARACTERISTICS, V _{GS} = 4	I.5 V (Note 4)						
Turn-On Delay Time	t _{d(ON)}				20		ns
Rise Time	tr	$V_{GS} = 4.5 \text{ V}, V_{DS} = 24$	V, I _D = 6.0 A,		80]
Turn-Off Delay Time	t _{d(OFF)}	$R_{\rm G} = 2.5 \Omega$			25		
Fall Time	t _f				15		
DRAIN-SOURCE DIODE CHARACTERIST	TICS (Note 4)						
Forward Diode Voltage	V_{SD}	$V_{CS} = 0 \ V_{CS} = 6.0 \ A$	T _J = 25°C		0.80	1.1	V
			T _J = 125°C		0.65		
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } d_{ISD}/d_t = 100 \text{ A/}\mu\text{s,}$ $I_S = 6.0 \text{ A}$			40	55	ns
Charge Time	t _a				23		
Discharge Time	tb				17		1
Reverse Recovery Charge	Q _{RR}				0.05		μС

- Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL PERFORMANCE CURVES



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area





Figure 12. Thermal Response - Various Duty Cycles

PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 **ISSUE AA**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982
- CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 751–01 THRU 751–06 ARE OBSOLETE, NEW
- STANDARD IS 751-07.

	MILLIMETERS		INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80	4.00	0.150	0.157		
C	1.35	1.75	0.053	0.069		
ם	0.33	0.51	0.013	0.020		
G	1.27 BSC		0.05	50 BSC		
Н	0.10	0.25	0.004	0.010		
7	0.19	0.25	0.007	0.010		
K	0.40	1.27	0.016	0.050		
M	0 °	8 °	0 °	8 °		
N	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0 244		

STYLE 12:

PIN 1. SOURCE

- SOURCE
- 3. SOURCE GATE
- DRAIN
- DRAIN
- DRAIN
- DRAIN

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its partnif rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative