

# mos integrated circuit $\mu$ PD780031AY, 780032AY, 780033AY, 780034AY

# 8-BIT SINGLE-CHIP MICROCONTROLLERS

#### **DESCRIPTION**

The  $\mu$ PD780031AY, 780032AY, 780033AY, and 780034AY are members of the  $\mu$ PD780034AY Subseries of the 78K/0 Series. This is a  $\mu$ PD780034A Subseries product with an added multimaster-supporting I<sup>2</sup>C bus interface, and is suitable for AV equipment applications.

A flash memory version, the  $\mu$ PD78F0034AY, that can operate in the same power supply voltage range as the mask ROM version, and various development tools, are available.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

 $\mu$ PD780024A, 780034A, 780024AY, 780034AY

Subseries User's Manual: U14046E 78K/0 Series User's Manual Instructions: U12326E

#### **FEATURES**

· Internal ROM and RAM

Item Part Number	Program Memory (Internal ROM)	Data Memory (Internal High-Speed RAM)	Package
μPD780031AY	8 Kbytes	512 bytes	64-pin plastic shrink DIP (750 mils)
μPD780032AY	16 Kbytes		• 64-pin plastic QFP (14 × 14 mm)
μPD780033AY	24 Kbytes	1024 bytes	64-pin plastic LQFP (12 × 12 mm)
μPD780034AY	32 Kbytes		

- · External memory expansion space: 64 Kbytes
- Minimum instruction execution time: 0.24  $\mu$ s (@ fx = 8.38-MHz operation)
- I/O ports: 51 (5-V-tolerant N-ch open-drain: 4)
- 10-bit resolution A/D converter: 8 channels (AVDD = 1.8 to 5.5 V)
- Serial interface: 3 channels (multimaster-supporting I<sup>2</sup>C bus mode, UART mode, 3-wire serial I/O mode)
- Timer: 5 channels
- Power supply voltage: VDD = 1.8 to 5.5 V

## **APPLICATIONS**

Telephones, home electric appliances, pagers, AV equipment, car audios, office automation equipment, etc.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



# **ORDERING INFORMATION**


Part Number	Package
$\mu$ PD780031AYCW- $\times\!\!\times\!\!\times$	64-pin plastic shrink DIP (750 mils)
$\mu$ PD780031AYGC- $\times$ $\times$ -AB8	64-pin plastic QFP (14 $\times$ 14 mm)
$\mu$ PD780031AYGK- $\times$ $\times$ -8A8	64-pin plastic LQFP (12 $\times$ 12 mm)
$\mu$ PD780032AYCW- $\times\!\!\times\!\!$	64-pin plastic shrink DIP (750 mils)
$\mu$ PD780032AYGC- $\times$ $\times$ -AB8	64-pin plastic QFP (14 $\times$ 14 mm)
$\mu$ PD780032AYGK- $\times$ $\times$ -8A8	64-pin plastic LQFP (12 $\times$ 12 mm)
$\mu$ PD780033AYCW- $\times\!\!\times\!\!$	64-pin plastic shrink DIP (750 mils)
$\mu$ PD780033AYGC- $\times$ $\times$ -AB8	64-pin plastic QFP (14 $ imes$ 14 mm)
$\mu$ PD780033AYGK- $\times$ $\times$ -8A8	64-pin plastic LQFP (12 $\times$ 12 mm)
$\mu$ PD780034AYCW- $\times\!\!\times\!\!$	64-pin plastic shrink DIP (750 mils)
$\mu$ PD780034AYGC- $\times$ $\times$ -AB8	64-pin plastic QFP (14 $ imes$ 14 mm)
μPD780034AYGK-××-8A8	64-pin plastic LQFP (12 × 12 mm)

**Remark** ××× indicates ROM code suffix.



#### 78K/0 SERIES LINEUP

The products in the 78K/0 Series are listed below. The names enclosed in boxes are subseries names.





The major functional differences among the Y subseries are shown below.

Subserie		ROM Capacity	Configuration of Serial Interface		I/O	V <sub>DD</sub> MIN. Value
Control	μPD78078Y	48 K to 60 K	3-wire/2-wire/I <sup>2</sup> C:	1 ch	88	1.8 V
	μPD78070AY	_	3-wire with automatic transmit/receive function: 3-wire/UART:	1 ch 1 ch	61	2.7 V
	μPD780018AY	48 K to 60 K	3-wire with automatic transmit/receive function: Time-division 3-wire: I <sup>2</sup> C bus (multimaster supported):	1 ch 1 ch 1 ch	88	
	μPD780058Y	24 K to 60 K	3-wire/2-wire/I <sup>2</sup> C: 3-wire with automatic transmit/receive function: 3-wire/time-division UART:	1 ch 1 ch 1 ch	68	1.8 V
	μPD78058FY	48 K to 60 K	3-wire/2-wire/I <sup>2</sup> C:	1 ch	69	2.7 V
	μPD78054Y	16 K to 60 K	3-wire with automatic transmit/receive function: 3-wire/UART:	1 ch 1 ch		2.0 V
	μPD780078Y	48 K to 60 K	3-wire: UART: 3-wire/UART: 12C bus (multimaster supported):	1 ch 1 ch 1 ch 1 ch	52	1.8 V
	μPD780034AY	8 K to 32 K	UART:	1 ch	51	1.8 V
	μPD780024AY		3-wire: I <sup>2</sup> C bus (multimaster supported):	1 ch 1 ch		
	μPD78018FY	8 K to 60 K	3-wire/2-wire/l <sup>2</sup> C: 3-wire with automatic transmit/receive function:	1 ch 1 ch	53	
LCD drive	μPD780308Y	48 K to 60 K	3-wire/2-wire/I <sup>2</sup> C: 3-wire/time-division UART: 3-wire:	1 ch 1 ch 1 ch	57	2.0 V
	μPD78064Y	16 K to 32 K	3-wire/2-wire/I <sup>2</sup> C: 3-wire/UART:	1 ch 1 ch		

**Remark** Functions other than the serial interface are common to the non-Y subseries.



# **OVERVIEW OF FUNCTIONS**

Item	Part Number	μPD780031AY	μPD780032AY	μPD780033AY	μPD780034AY		
Internal	ROM	8 Kbytes	16 Kbytes	24 Kbytes	32 Kbytes		
memory	High-speed RAM	512 bytes	512 bytes 1024 bytes				
Memory spa	ce	64 Kbytes					
General-purp	oose registers	8 bits × 32 registers	(8 bits × 8 registers ×	4 banks)			
Minimum ins	truction execution	On-chip minimum ins	struction execution time	e cycle variable functior	1		
time	When main system clock selected	0.24 μs/0.48 μs/0.95	μs/1.91 μs/3.81 μs (@	8.38-MHz operation)			
	When subsystem clock selected	122 μs (@ 32.768-kl	dz operation)				
Instruction so	et	. ,	ts $\times$ 8 bits,16 bits $\div$ 8 let, reset, test, Boolean	,			
I/O ports		Total:	51				
		CMOS input:  CMOS I/O:  39  5-V-tolerant N-ch open-drain I/O:  4					
A/D converte	er	<ul> <li>10-bit resolution x 8 channels</li> <li>Low-voltage operation available: AVDD = 1.8 to 5.5 V</li> </ul>					
Serial interfa	ice	3-wire serial I/O mode:     1 channel     UART mode:     1 channel     1 channel     1 channel     1 channel					
Timer		16-bit timer/event counter:     8-bit timer/event counter:     2 channels     Watch timer:     1 channel     1 channel					
Timer output	t	3 (8-bit PWM output	capable: 2)				
Clock output		65.5 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.10 MHz, 4.19 MHz, 8.38 MHz     (@ 8.38-MHz operation with main system clock)     32.768 kHz (@ 32.768-kHz operation with subsystem clock)					
Buzzer output		1.02 kHz, 2.05 kHz, 4.10 kHz, 8.19 kHz (@ 8.38-MHz operation with main system clock)					
Vectored	Maskable	Internal: 13, external	: 5				
interrupt	Non-maskable	Internal: 1					
sources	sources Software 1						
Power supply voltage		V <sub>DD</sub> = 1.8 to 5.5 V					
Operating ar	mbient temperature	$T_A = -40 \text{ to } +85^{\circ}\text{C}$					
Package		64-pin plastic shrink DIP (750 mils)     64-pin plastic QFP (14 × 14 mm)     64-pin plastic LQFP (12 × 12 mm)					




# **CONTENTS**

1.	PIN CONFIGURATION (Top View)	7
2.	BLOCK DIAGRAM	10
3.	PIN FUNCTIONS	11
	3.1 Port Pins	11
	3.2 Non-Port Pins	12
	3.3 Pin I/O Circuits and Recommended Connection of Unused Pins	14
4.	MEMORY SPACE	16
5.	PERIPHERAL HARDWARE FUNCTION FEATURES	
	5.1 Ports	17
	5.2 Clock Generator	18
	5.3 Timer/Counter	19
	5.4 Clock Output/Buzzer Output Control Circuit	23
	5.5 A/D Converter	24
	5.6 Serial Interface	25
6.	INTERRUPT FUNCTION	28
7.	EXTERNAL DEVICE EXPANSION FUNCTION	31
8.	STANDBY FUNCTION	31
9.	RESET FUNCTION	31
10	. MASK OPTION	31
11	. INSTRUCTION SET	32
12	ELECTRICAL SPECIFICATIONS	34
13	. PACKAGE DRAWINGS	57
14	RECOMMENDED SOLDERING CONDITIONS	60
ΑF	PPENDIX A. DEVELOPMENT TOOLS	62
ΔΕ	PPENDIX B RELATED DOCUMENTS	65



#### 1. PIN CONFIGURATION (Top View)

• 64-pin plastic shrink DIP (750 mils)  $\mu$ PD780031AYCW-xxx, 780032AYCW-xxx, 780033AYCW-xxx, 780034AYCW-xxx




Cautions 1. Connect the IC (Internally Connected) pin directly to Vsso or Vsso.

2. Connect the AVss pin to Vsso.

**Remark** When the μPD780031AY, 780032AY, 780033AY, and 780034AY are used in applications where the noise generated inside the microcontroller needs to be reduced, the implementation of noise reduction measures, such as supplying voltage to V<sub>DD0</sub> and V<sub>DD1</sub> individually and connecting V<sub>SS0</sub> and V<sub>SS1</sub> to different ground lines, is recommended.

- **64-pin plastic QFP (14** × **14 mm)**μPD780031AYGC-×××-AB8, 780032AYGC-×××-AB8, 780033AYGC-×××-AB8, 780034AYGC-×××-AB8
- **64-pin plastic LQFP (12** × **12 mm)**μPD780031AYGK-xxx-8A8, 780032AYGK-xxx-8A8, 780033AYGK-xxx-8A8, 780034AYGK-xxx-8A8



Cautions 1. Connect the IC (Internally Connected) pin directly to Vsso or Vsso.

2. Connect the AVss pin to Vsso.

**Remark** When the  $\mu$ PD780031AY, 780032AY, 780033AY, and 780034AY are used in applications where the noise generated inside the microcontroller needs to be reduced, the implementation of noise reduction measures, such as supplying voltage to V<sub>DD0</sub> and V<sub>DD1</sub> individually and connecting V<sub>SS0</sub> and V<sub>SS1</sub> to different ground lines, is recommended.



A8 to A15: Address Bus P70 to P75: Port 7

AD0 to AD7: Address/Data Bus PCL: Programmable Clock

ADTRG: AD Trigger Input  $\overline{\text{RD}}$ : Read Strobe

ANI0 to ANI7: Analog Input RESET: Reset

ASCK0: Asynchronous Serial Clock RxD0: Receive

ASCK0: Asynchronous Serial Clock RxD0: Receive Data
ASTB: Address Strobe SCK30, SCL0: Serial Clock

AVDD: Analog Power Supply SDA0: Serial Data
AVREF: Analog Reference Voltage SI30: Serial Input

AVss: Analog Ground SO30: Serial Input

BUZ: Buzzer Clock TI00, TI01, TI50, TI51: Timer Input

IC: Internally Connected TO0, TO50, TO51: Timer Output INTP0 to INTP3: External Interrupt Input TxD0: Transmit Data


P00 to P03: VDD0, VDD1: Power Supply Port 0 P10 to P17: Port 1 Vsso, Vss1: Ground WAIT: P20 to P25: Port 2 Wait WR: Write Strobe P30 to P36: Port 3

P40 to P47: Port 4 X1, X2: Crystal (Main System Clock)

P50 to P57: Port 5 XT1, XT2: Crystal (Subsystem Clock)
P64 to P67: Port 6



#### 2. BLOCK DIAGRAM



Remark The internal ROM and RAM capacities differ depending on the product.



# 3. PIN FUNCTIONS

# 3.1 Port Pins (1/2)

Pin Name	I/O		Function	After Reset	Alternate Function
P00	I/O	Port 0		Input	INTP0
P01		4-bit input/output port			INTP1
P02		Input/output can be spe			INTP2
P03		An on-chip pull-up resis	stor can be connected by means of software.		INTP3/ADTRG
P10 to P17	Input	Port 1 8-bit input-only port		Input	ANI0 to ANI7
P20	I/O	Port 2		Input	SI30
P21		6-bit input/output port			SO30
P22	1	Input/output can be spe			SCK30
P23		An on-chip pull-up resis	stor can be connected by means of software.		RxD0
P24					TxD0
P25					ASCK0
P30	I/O	Port 3	N-ch open-drain input/output port	Input	_
P31		7-bit input/output port	The mask option can be used to specify the	·	
P32		Input/output can be	connection of an on-chip pull-up resistor to P30, P31.		SDA0
P33	-	specified in 1-bit units.	LEDs can be driven directly.		SCL0
P34	_		An on-chip pull-up resistor can be		_
P35	-		connected by means of software.		
P36	-				
P40 to P47	I/O	Port 4 8-bit input/output port Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be connected by means of software. The interrupt request flag (KRIF) is set to 1 by falling edge detection.		Input	AD0 to AD7
P50 to P57	I/O	Port 5 8-bit input/output port LEDs can be driven dir Input/output can be spe An on-chip pull-up resis		Input	A8 to A15
P64	I/O	Port 6	Port 6		
P65	1	4-bit input/output port			WR
P66	1	Input/output can be spe			WAIT
P67	1	An on-cnip pull-up resis	stor can be connected by means of software.		ASTB



# 3.1 Port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
P70	I/O	Port 7	Input	TI00/TO0
P71		6-bit input/output port		TI01
P72		Input/output can be specified in 1-bit units.		TI50/TO50
P73		An on-chip pull-up resistor can be connected by means of software.		TI51/TO51
P74				PCL
P75				BUZ

# 3.2 Non-Port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input for which the valid edge (rising edge,	Input	P00
INTP1		falling edge, or both rising and falling edges) can be specified		P01
INTP2				P02
INTP3	1			P03/ADTRG
SI30	Input	Serial interface serial data input	Input	P20
SO30	Output	Serial interface serial data output	Input	P21
SDA0	I/O	Serial interface serial data input/output	Input	P32
SCK30	I/O	Serial interface serial clock input/output	Input	P22
SCL0	1			P33
RxD0	Input	Serial data input for asynchronous serial interface	Input	P23
TxD0	Output	Serial data output for asynchronous serial interface	Input	P24
ASCK0	Input	Serial clock input for asynchronous serial interface	Input	P25
T100	Input	External count clock input to 16-bit timer (TM0)  Capture trigger input to capture register (CR01) of 16-bit timer (TM0)	Input	P70/TO0
TI01	1	Capture trigger input to capture register (CR00) of 16-bit timer (TM0)		P71
TI50	]	External count clock input to 8-bit timer (TM50)		P72/TO50
TI51		External count clock input to 8-bit timer (TM51)		P73/TO51
TO0	Output	16-bit timer (TM0) output	Input	P70/TI00
TO50		8-bit timer (TM50) output (also used for 8-bit PWM output)	Input	P72/TI50
TO51	]	8-bit timer (TM51) output (also used for 8-bit PWM output)		P73/TI51
PCL	Output	Clock output (for trimming of main system clock and subsystem clock)	Input	P74
BUZ	Output	Buzzer output	Input	P75
AD0 to AD7	I/O	Lower address/data bus for expanding memory externally	Input	P40 to P47
A8 to A15	Output	Higher address bus for expanding memory externally	Input	P50 to P57
RD	Output	Strobe signal output for reading from external memory	Input	P64
WR	]	Strobe signal output for writing to external memory		P65
WAIT	Input	Wait insertion at external memory access	Input	P66
ASTB	Output	Strobe output that externally latches address information output to ports 4 and 5 to access external memory	Input	P67



# 3.2 Non-Port Pins (2/2)

Pin Name	I/O	Function	After	Alternate
			Reset	Function
ANI0 to ANI7	Input	A/D converter analog input	Input	P10 to P17
ADTRG	Input	A/D converter trigger signal input	Input	P03/INTP3
AVREF	Input	A/D converter reference voltage input	_	_
AV <sub>DD</sub>	_	A/D converter analog power supply. Set potential to that of VDD0 or VDD1.	_	_
AVss	_	A/D converter ground potential. Set potential to that of Vsso or Vss1.	_	_
RESET	Input	System reset input	_	_
X1	Input	Connecting crystal resonator for main system clock oscillation	_	_
X2	_		_	_
XT1	Input	Connecting crystal resonator for subsystem clock oscillation	_	_
XT2	_		_	_
V <sub>DD0</sub>	_	Positive power supply for ports	_	_
Vsso	_	Ground potential of ports	_	_
V <sub>DD1</sub>	_	Positive power supply (except ports)	_	_
Vss1	_	Ground potential (except ports)		_
IC	_	Internally connected. Connect directly to Vsso or Vss1.	_	_




#### 3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, see Figure 3-1.

Table 3-1. Types of Pin Input/Output Circuits

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection of Unused Pins
P00/INTP0 to P02/INTP2	8-C	Input	Independently connect to Vsso via a resistor.
P03/INTP3/ADTRG			
P10/ANI0 to P17/ANI7	25	Input	Independently connect to VDDO or VSSO via a resistor.
P20/SI30	8-C	I/O	
P21/SO30	5-H		
P22/SCK30	8-C		
P23/RxD0			
P24/TxD0	5-H		
P25/ASCK0	8-C		
P30, P31	13-Q	I/O	Independently connect to VDDO via a resistor.
P32/SDA0	13-R		
P33/SCL0			
P34	8-C		Independently connect to VDD0 or VSS0 via a resistor.
P35	5-H		
P36	8-C		
P40/AD0 to P47/AD7	5-H	I/O	Independently connect to VDDO via a resistor.
P50/A8 to P57/A15		I/O	Independently connect to VDDO or VSSO via a resistor.
P64/RD		I/O	
P65/WR			
P66/WAIT			
P67/ASTB			
P70/TI00/TO0	8-C		
P71/TI01	]		
P72/TI50/TO50			
P73/TI51/TO51			
P74/PCL	5-H		
P75/BUZ			
RESET	2	Input	_
XT1	16		Connect to V <sub>DD0</sub> .
XT2		_	Leave open.
AVDD	_		Connect to V <sub>DD0</sub> .
AVREF			Connect to Vsso.
AVss			
IC			Connect directly to Vsso or Vss1.

Figure 3-1. Pin Input/Output Circuits





#### 4. MEMORY SPACE

Figure 4-1 shows the memory map of the  $\mu$ PD780031AY, 780032AY, 780033AY, and 780034AY.




Figure 4-1. Memory Map

**Note** The internal ROM and internal high-speed RAM capacities differ depending on the product (see the following table).

Part Number	Last Address of Internal ROM nnnnH	Start Address of Internal High-Speed RAM mmmmH
μPD780031AY	1FFFH	FD00H
μPD780032AY	3FFFH	
μΡD780033ΑΥ	5FFFH	FB00H
μPD780034AY	7FFFH	



# 5. PERIPHERAL HARDWARE FUNCTION FEATURES

# 5.1 Ports

The following 3 types of I/O ports are available.

CMOS input (Port 1): 8
 CMOS input/output (Ports 0, 2 to 7, P34 to P36): 39
 N-ch open-drain input/output (P30 to P33): 4
 Total: 51

# Table 5-1. Port Functions

Name	Pin Name	Function
Port 0	P00 to P03	I/O port pins. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be connected by means of software.
Port 1	P10 to P17	Dedicated input port pins.
Port 2	P20 to P25	I/O port pins. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be connected by means of software.
Port 3	P30 to P33	N-ch open-drain I/O port pins. Input/output can be specified in 1-bit units.  The mask option can be used to specify the connection of an on-chip pull-up resistor to P30, P31.  LEDs can be driven directly.
	P34 to P36	I/O port pins. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be connected by means of software.
Port 4	P40 to P47	I/O port pins. Input/output can be specified in 1-bit units.  An on-chip pull-up resistor can be connected by means of software.  The interrupt request flag (KRIF) is set to 1 by falling edge detection.
Port 5	P50 to P57	I/O port pins. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be connected by means of software. LEDs can be driven directly.
Port 6	P64 to P67	I/O port pins. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be connected by means of software.
Port 7	P70 to P75	I/O port pins. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be connected by means of software.


#### 5.2 Clock Generator

A system clock generator is incorporated.

The minimum instruction execution time can be changed.

- 0.24  $\mu$ s/0.48  $\mu$ s/0.95  $\mu$ s/1.91  $\mu$ s/3.81  $\mu$ s (@ 8.38-MHz operation with main system clock)
- 122 μs (@ 32.768-kHz operation with subsystem clock)

Figure 5-1. Clock Generator Block Diagram





#### 5.3 Timer/Counter

Five timer/counter channels are incorporated.

16-bit timer/event counter: 1 channel
8-bit timer/event counter: 2 channels
Watch timer: 1 channel
Watchdog timer: 1 channel

Table 5-2. Operations of Timer/Event Counters

		16-Bit Timer/ Event Counter TM0	8-Bit Timer/ Event Counters TM50, TM51	Watch Timer	Watchdog Timer
Ор	eration mode				
	Interval timer	1 channel	2 channels	1 channel <sup>Note 1</sup>	1 channel <sup>Note 2</sup>
	External event counter	1 channel	2 channels	_	_
Fur	nction				
	Timer output	1 output	2 outputs	_	_
	PPG output	1 output	_	_	_
	PWM output	_	2 outputs	_	_
	Pulse width measurement	2 inputs	_	_	_
	Square wave output	1 output	2 outputs	_	_
	One-shot pulse output	1 output	_	_	_
	Interrupt source	2	2	2	1

Notes 1. The watch timer can perform both watch timer and interval timer functions at the same time.

2. The watchdog timer has watchdog timer and interval timer functions. However, use the watchdog timer by selecting either the watchdog timer function or the interval timer function.

Internal bus ► INTTM00 Noise 16-bit capture/compare elimi-TI01/P71©register 00 (CR00) nation circuit Match fx  $fx/2^2$ 16-bit timer counter 0 fx/26 Clear Output (TM0) —⊚ TO0/TI00/P70 control circuit Noise Match elimi $f_{x}/2^{3}$ nation circuit Noise 16-bit capture/compare TI00/TO0/P70@nation register 01 (CR01) circuit - INTTM01 Internal bus

Figure 5-2. Block Diagram of 16-Bit Timer/Event Counter TM0

Internal bus 8-bit compare Mask circuit Selector ► INTTM50 register 50 (CR50) TI50/TO50/P72 @ Match fx fx/2<sup>2</sup> Selector S Selector fx/2<sup>4</sup> fx/2<sup>6</sup> INV 8-bit timer counter fx/2<sup>8</sup> fx/2<sup>10</sup> 50 (TM50) Clear 3 Invert level R Selector TCE50 TMC506 TMC504 LVS50 LVR50 TMC501 TOE50 TCL502 TCL501 TCL500 8-bit timer mode control Timer clock select register 50 (TMC50) register 50 (TCL50) Internal bus

Figure 5-3. Block Diagram of 8-Bit Timer/Event Counter TM50

Figure 5-4. Block Diagram of 8-Bit Timer/Event Counter TM51




Figure 5-5. Watch Timer Block Diagram





Figure 5-6. Watchdog Timer Block Diagram



#### 5.4 Clock Output/Buzzer Output Control Circuit

A clock output/buzzer output control circuit (CKU) is incorporated.


Clocks with the following frequencies can be output as clock output.

- 65.5 kHz/131 kHz/262 kHz/524 kHz/1.05 MHz/2.10 MHz/4.19 MHz/8.38 MHz (@ 8.38-MHz operation with main system clock)
- 32.768 kHz (@ 32.768-kHz operation with subsystem clock)

Clocks with the following frequencies can be output as buzzer output.

• 1.02 kHz/2.05 kHz/4.10 kHz/8.19 kHz (@ 8.38-MHz operation with main system clock)

Figure 5-7. Block Diagram of Clock Output/Buzzer Output Control Circuit CKU






#### 5.5 A/D Converter

An A/D converter consisting of eight 10-bit resolution channels is incorporated.

The following two A/D conversion operation start-up methods are available.

- Hardware start
- Software start

Figure 5-8. A/D Converter Block Diagram





#### 5.6 Serial Interface

Three serial interface channels are incorporated.

Serial interface UART0: 1 channel
 Serial interface SIO30: 1 channel
 Serial interface IIC0: 1 channel

#### (1) Serial interface UART0

The serial interface UART0 has two modes: asynchronous serial interface (UART) mode and infrared data transfer mode.

#### · Asynchronous serial interface (UART) mode

This mode enables full-duplex operation wherein one byte of data starting from the start bit is transmitted and received.

The on-chip UART-dedicated baud-rate generator enables communication using a wide range of selectable baud rates. In addition, a baud rate can be also defined by dividing the clock input to the ASCK0 pin. The UART-dedicated baud-rate generator can also be used to generate a MIDI-standard baud rate (31.25 kbps).

#### · Infrared data transfer mode

This mode enables pulse output and pulse reception in data format.

This mode can be used for office equipment applications such as personal computers.




Figure 5-9. Block Diagram of Serial Interface UART0

Selector

#### (2) Serial interface SIO30

The serial interface SIO30 has one mode: 3-wire serial I/O mode.

#### • 3-wire serial I/O mode (fixed as MSB first)

This is an 8-bit data transfer mode using three lines: a serial clock line (SCK30), serial output line (SO30), and serial input line (SI30).

Since simultaneous transmit and receive operations are enabled in the 3-wire serial I/O mode, the processing time for data transfer is reduced.

The first bit in 8-bit data in the serial transfer is fixed as MSB.

The 3-wire serial I/O mode is useful for connection to peripheral I/O devices, display controllers, etc. that include a clocked serial interface.

Internal bus ₹8 🗦 Serial I/O shift register SI30/P20 ① 30 (SIO30) SO30/P21 (O Serial clock Interrupt request SCK30/P22 (O INTCSI30 counter signal generator  $fx/2^3$ 

Serial clock

control circuit

Figure 5-10. Block Diagram of Serial Interface SIO30

#### (3) Serial interface IIC0

The serial interface IIC0 has the I<sup>2</sup>C (Inter IC) bus mode (multimaster supported).

#### I<sup>2</sup>C bus mode (multimaster supported)

This is an 8-bit data transfer mode using two lines: a serial clock line (SCL0) and serial data bus line (SDA0). This mode complies with the I<sup>2</sup>C bus format, and can output "start condition", "data", and "stop condition" during transmission via the serial data bus. This data is automatically detected by hardware during reception.

Since the SCL0 and SDA0 are open-drain outputs in IIC0, pull-up resistors for the serial clock line and the serial data bus line are required.




Figure 5-11. Block Diagram of Serial Interface IIC0



#### 6. INTERRUPT FUNCTION

A total of 20 interrupt sources are provided, divided into the following three types.

Non-maskable: 1Maskable: 18Software: 1

**Table 6-1. Interrupt Source List** 


Interrupt	Default		Interrupt Source	Internal/	Vector Table	Basic
Туре	PriorityNote 1	Name	Trigger	External	Address	Configuration TypeNote 2
Non- maskable		INTWDT	Watchdog timer overflow (with watchdog timer mode 1 selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Watchdog timer overflow (with interval timer mode selected)			(B)
	1	INTP0	Pin input edge detection	External	0006H	(C)
	2	INTP1			0008H	
	3	INTP2			000AH	
	4	INTP3			000CH	
	5	INTSER0	Generation of serial interface UART0 reception error	Internal	000EH	(B)
	6	INTSR0	End of serial interface UART0 reception		0010H	
	7	INTST0	End of serial interface UART0 transmission		0012H	
	8	INTCSI30	End of serial interface SIO30 transfer		0014H	
	9	INTIIC0	End of serial interface IIC0 transfer		0016H	
	10	INTWTI	Reference time interval signal from watch timer		001AH	
	11	INTTM00	Matching of TM0 and CR00 (when CR00 is specified as a compare register)  Detection of Tl01 pin valid edge (when CR00 is specified as a capture register)		001CH	
	12	INTTM01	Matching of TM0 and CR01 (when CR01 is specified as a compare register)  Detection of Tl00 pin valid edge (when CR00 is specified as a capture register)		001EH	
	13	INTTM50	Matching of TM50 and CR50		0020H	
	14	INTTM51	Matching of TM51 and CR51		0022H	
	15	INTAD0	End of conversion by A/D converter		0024H	
	16	INTWT	Watch timer overflow		0026H	
	17	INTKR	Detection of port 4 falling edge	External	0028H	(D)
Software	_	BRK	Execution of BRK instruction	_	003EH	(E)

**Notes 1.** Default priority is the priority order when several maskable interrupt requests are generated at the same time. 0 is the highest and 17 is the lowest.


2. Basic configuration types (A) to (E) correspond to (A) to (E) in Figure 6-1.

Figure 6-1. Basic Configuration of Interrupt Function (1/2)

#### (A) Internal non-maskable interrupt



#### (B) Internal maskable interrupt



#### (C) External maskable interrupt (INTP0 to INTP3)






Figure 6-1. Basic Configuration of Interrupt Function (2/2)

#### (D) External maskable interrupt (INTKR)



# (E) Software interrupt



IF: Interrupt request flagIE: Interrupt enable flagISP: In-service priority flagMK: Interrupt mask flagPR: Priority specification flag

MEM: Memory expansion mode register

#### 7. EXTERNAL DEVICE EXPANSION FUNCTION

The external device expansion function is for connecting external devices to areas other than the internal ROM, RAM, and SFR. Ports 4 to 6 are used for external device connection.

#### 8. STANDBY FUNCTION

The following two standby modes are available for further reduction of system current consumption.

- HALT mode: In this mode, the CPU operation clock is stopped. The average current consumption can be reduced by intermittent operation by combining this mode with the normal operation mode.
- STOP mode: In this mode, oscillation of the main system clock is stopped. All the operations performed on
  the main system clock are suspended, and only the subsystem clock is used, resulting in
  extremely small power consumption. This can be used only when the main system clock is
  operating (the subsystem clock oscillation cannot be stopped).

CSS = 1Main system clock Subsystem clock operation operation CSS = 0**HALT** HAI T STOP instruction instruction instruction Interrupt Interrupt Interrupt request request request HALT mode HALT mode STOP mode Main system clock Clock supply for CPU is stopped, Clock supply for CPU is stopped. operation is stopped oscillation is maintained oscillation is maintained

Figure 8-1. Standby Function

#### 9. RESET FUNCTION

The following two reset methods are available.

- External reset by RESET signal input
- Internal reset by watchdog timer runaway time detection

#### 10. MASK OPTION

**Table 10.1 Pin Mask Option Selection** 

Pins	Mask Option
P30, P31	An on-chip pull-up resistor can be specified in 1-bit units.

The mask option can be used to specify the connection of an on-chip pull-up resistor to P30, P31, in 1-bit units.



# 11. INSTRUCTION SET

# (1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

2nd Operand 1st Operand	#byte	А	r <sup>Note</sup>	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + byte] [HL + B] [HL + C]	\$addr16	1	None
Α	ADD		MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV		ROR	
	ADDC		XCH	XCH	XCH	XCH		XCH	XCH	XCH		ROL	
	SUB		ADD		ADD	ADD			ADD	ADD		RORC	
	SUBC		ADDC		ADDC	ADDC			ADDC	ADDC		ROLC	
	AND		SUB		SUB	SUB			SUB	SUB			
	OR XOR		SUBC AND		SUBC AND	SUBC AND			SUBC	SUBC AND			
	CMP		OR		OR	OR			OR	OR			
	Oivii		XOR		XOR	XOR			XOR	XOR			
			CMP		CMP	CMP			CMP	CMP			
r	MOV	MOV											INC
		ADD											DEC
		ADDC											
		SUB											
		SUBC											
		AND											
		OR											
		XOR CMP											
		CIVIP											
B, C sfr	MOV	MOV									DBNZ		
saddr	MOV	MOV									DBNZ		INC
Saudi	ADD	IVIOV									DBINZ		DEC
	ADDC												
	SUB												
	SUBC												
	AND OR												
	XOR												
	СМР												
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL + byte] [HL + B] [HL + C]		MOV											
X													MULU
С													DIVUW

Note Except r = A



# (2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd Operand 1st Operand	#word	AX	rp <sup>Note</sup>	sfrp	saddrp	!addr16	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW <sup>Note</sup>						INCW, DECW PUSH, POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE or HL

# (3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

2nd Operand 1st Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
СҮ	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

#### (4) Call instructions/branch instructions

 $\mathsf{CALL},\,\mathsf{CALLF},\,\mathsf{CALLT},\,\mathsf{BR},\,\mathsf{BC},\,\mathsf{BNC},\,\mathsf{BZ},\,\mathsf{BNZ},\,\mathsf{BT},\,\mathsf{BF},\,\mathsf{BTCLR},\,\mathsf{DBNZ}$ 

2nd Operand 1st Operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR, BC, BNC BZ, BNZ
Compound instruction					BT, BF BTCLR DBNZ

#### (5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP



#### 12. ELECTRICAL SPECIFICATIONS

# Absolute Maximum Ratings ( $T_A = 25^{\circ}C$ )

Parameter	Symbol		Test Condition	ns	Ratings	Unit
Supply voltage	V <sub>DD</sub>				-0.3 to +6.5	V
	AV <sub>DD</sub>				-0.3 to V <sub>DD</sub> + 0.3 <sup>Note</sup>	V
	AVREF				-0.3 to V <sub>DD</sub> + 0.3 <sup>Note</sup>	V
	AVss				-0.3 to +0.3	V
Input voltage	Vıı	,	10 to P17, P20 to P2 4 to P67, P70 to P75	5, P34 to P36, P40 to P47, 5, X1, X2, XT1, XT2,	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note</sup>	V
	Vı2	P30 to P33	N-ch open-drain	Without pull-up resistor	-0.3 to +6.5	V
				With pull-up resistor	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note</sup>	V
Output voltage	Vo				-0.3 to V <sub>DD</sub> + 0.3 <sup>Note</sup>	V
Analog input voltage	Van	P10 to P17		$\begin{array}{l} \text{AVss} - 0.3 \text{ to AV}_{\text{REF}} + 0.3^{\text{Note}} \\ \text{and } -0.3 \text{ to V}_{\text{DD}} + 0.3^{\text{Note}} \end{array}$	V	
Output current,	Іон	Per pin		-10	mA	
high		Total for P00 to	P03, P40 to P47, P50 t	to P57, P64 to P67, P70 to P75	-15	mA
		Total for P20	to P25, P30 to P3	-15	mA	
Output current, low	Іоь	•	00 to P03, P20 to F P47, P64 to P67, P		20	mA
high Output current,		Per pin for P	30 to P33, P50 to F	30	mA	
		Total for P00 to P03, P40 to P47, P64 to P67, P70 to P75			50	mA
		Total for P20	to P25		20	mA
		Total for P30	to P36		100	mA
		Total for P50	to P57		100	mA
Operating ambient temperature	Та				-40 to +85	°C
Storage temperature	Tstg				-65 to +150	°C

Note 6.5 V or below

#### Caution

Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.



#### Capacitance (TA = 25°C, VDD = Vss = 0 V)

Parameter	Symbol	Tes	MIN.	TYP.	MAX.	Unit	
Input capacitance	Cin	f = 1 MHz Unmeasured pins returne	f = 1 MHz Unmeasured pins returned to 0 V.			15	pF
I/O capacitance	Сю	f = 1 MHz Unmeasured pins returned to 0 V.	P00 to P03, P20 to P25, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75			15	pF
			P30 to P33			20	pF

**Remark** Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

## Main System Clock Oscillator Characteristics ( $T_A = -40$ to $85^{\circ}$ C, $V_{DD} = 1.8$ to 5.5 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic	X1 X2 IC	Oscillation	V <sub>DD</sub> = 4.0 to 5.5 V	1.0		8.38	MHz
resonator		frequency (fx)Note 1		1.0		5.0	
	+-	Oscillation stabilization time <sup>Note 2</sup>	After V <sub>DD</sub> reaches oscillation voltage range MIN.			4	ms
Crystal	X1 X2 IC	Oscillation	V <sub>DD</sub> = 4.0 to 5.5 V	1.0		8.38	MHz
resonator		frequency (fx)Note 1		1.0		5.0	
	+C1 +C2	Oscillation	V <sub>DD</sub> = 4.0 to 5.5 V			10	ms
	<i>m</i>	stabilization timeNote 2				30	
External	1 1	X1 input	V <sub>DD</sub> = 4.0 to 5.5 V	1.0		8.38	MHz
clock	X1 X2	frequency (fx)Note 1		1.0		5.0	
	μPD74HCU04	X1 input	V <sub>DD</sub> = 4.0 to 5.5 V	50		500	ns
		high-/low-level width (txH, txL)		85		500	

Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

2. Time required to stabilize oscillation after reset or STOP mode release.

# Cautions 1. When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- · Always make the ground point of the oscillator capacitor the same potential as Vss1.
- . Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main system clock is stopped and the system is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.



#### Subsystem Clock Oscillator Characteristics (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	XT2 XT1 IC	Oscillation frequency (fxt)Note 1		32	32.768	35	kHz
		Oscillation stabilization time <sup>Note 2</sup>	V <sub>DD</sub> = 4.0 to 5.5 V		1.2	2	s
						10	
External clock	[XT2 XT1]	XT1 input frequency (f <sub>XT</sub> ) <sup>Note 1</sup>		32		38.5	kHz
	μPD74HCU04	XT1 input high-/low-level width (txth, txtl)		5		15	μs

- Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
  - 2. Time required to stabilize oscillation after VDD reaches oscillation voltage range MIN.
- Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
  - · Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - . Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss1.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - The subsystem clock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.



#### **Recommended Oscillator Constant**

Main system clock: Ceramic resonator ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )

Manufacturer	Part Number	Frequency	Recommended	Circuit Constant	Oscillation V	oltage Range
		(MHz)	C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)
Murata Mfg.	CSB1000J	1.00	100	100	1.8	5.5
Co., Ltd.	CSA2.00MG040	2.00	100	100	1.8	5.5
	CST2.00MG040	2.00	On-chip	On-chip	1.8	5.5
	CSA3.58MG	3.58	30	30	1.8	5.5
	CST3.58MGW	3.58	On-chip	On-chip	1.8	5.5
	CSA4.19MG	4.19	30	30	1.8	5.5
	CST4.19MGW	4.19	On-chip	On-chip	1.8	5.5
	CSA5.00MG	5.00	30	30	1.8	5.5
	CST5.00MGW	5.00	On-chip	On-chip	1.8	5.5
	CSA8.00MTZ	8.00	30	30	4.0	5.5
	CST8.00MTW	8.00	On-chip	On-chip	4.0	5.5
	CSA8.00MTZ093	8.00	30	30	4.0	5.5
	CST8.00MTW093	8.00	On-chip	On-chip	4.0	5.5
	CSA8.38MTZ	8.38	30	30	4.0	5.5
	CST8.38MTW	8.38	On-chip	On-chip	4.0	5.5
	CSA8.38MTZ093	8.38	30	30	4.0	5.5
	CST8.38MTW093	8.38	On-chip	On-chip	4.0	5.5
TDK	CCR3.58MC3	3.58	On-chip	On-chip	1.8	5.5
	CCR4.19MC3	4.19	On-chip	On-chip	1.8	5.5
	CCR5.0MC3	5.00	On-chip	On-chip	1.8	5.5
	CCR8.0MC5	8.00	On-chip	On-chip	4.0	5.5
	CCR8.38MC5	8.38	On-chip	On-chip	4.0	5.5

Caution The oscillator constant and oscillation voltage range indicate conditions of stable oscillation.

Oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the implementation circuit. For details, please contact directly the manufacturer of the resonator you will use.



# DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol	Test Conditio	ns	MIN.	TYP.	MAX.	Unit
Output current,	Іон	Per pin				-1	mA
high		All pins				-15	mA
Output current,	loL	Per pin for P00 to P03, P20 to P			10	mA	
low		P40 to P47, P64 to P67, P70 to	P75				
		Per pin for P30 to P33, P50 to P			15	mA	
		Total for P00 to P03, P40 to P47,	P64 to P67, P70 to P75			20	mA
		Total for P20 to P25				10	mA
		Total for P30 to P36				70	mA
		Total for P50 to P57				70	mA
Input voltage, high	V <sub>IH1</sub>	P10 to P17, P21, P24, P35, P40 to P47, P50 to P57,	V <sub>DD</sub> = 2.7 to 5.5 V	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
9		P64 to P67, P74, P75		0.8Vpd		V <sub>DD</sub>	V
	V <sub>IH2</sub>	P00 to P03, P20, P22, P23, P25,	V <sub>DD</sub> = 2.7 to 5.5 V	0.8Vpd		V <sub>DD</sub>	V
		P34, P36, P70 to P73, RESET		0.85Vpd		V <sub>DD</sub>	V
	VIH3	P30 to P33	V <sub>DD</sub> = 2.7 to 5.5 V	0.7V <sub>DD</sub>		5.5	V
		(N-ch open-drain)		0.8Vpd		5.5	V
V <sub>IH4</sub>	X1, X2	V <sub>DD</sub> = 2.7 to 5.5 V	V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V	
				V <sub>DD</sub> - 0.2		V <sub>DD</sub>	V
	V <sub>IH5</sub>	XT1, XT2	V <sub>DD</sub> = 4.0 to 5.5 V	0.8Vpd		V <sub>DD</sub>	V
				0.9V <sub>DD</sub>		V <sub>DD</sub>	V
Input voltage,	V <sub>IL1</sub>	P10 to P17, P21, P24, P35,	V <sub>DD</sub> = 2.7 to 5.5 V	0		0.3V <sub>DD</sub>	V
low		P40 to P47, P50 to P57, P64 to P67, P74, P75		0		0.2V <sub>DD</sub>	V
	V <sub>IL2</sub>	P00 to P03, P20, P22, P23, P25,	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	0		0.2V <sub>DD</sub>	V
		P34, P36, P70 to P73, RESET		0		0.15V <sub>DD</sub>	V
	VIL3	P30 to P33	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	0		0.3V <sub>DD</sub>	V
			$2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	0		0.2V <sub>DD</sub>	V
			1.8 V ≤ V <sub>DD</sub> < 2.7 V	0		0.1V <sub>DD</sub>	V
	V <sub>IL4</sub>	X1, X2	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	0		0.4	V
				0		0.2	٧
	V <sub>IL5</sub>	XT1, XT2	$V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	0		0.2V <sub>DD</sub>	V
				0		0.1V <sub>DD</sub>	٧
Output voltage,	Vон1	$V_{DD} = 4.0 \text{ to } 5.5 \text{ V}, \text{ IoH} = -1 \text{ mA}$		V <sub>DD</sub> - 1.0		V <sub>DD</sub>	V
high		Іон = –100 μА		V <sub>DD</sub> - 0.5		V <sub>DD</sub>	٧
Output voltage,	Vol1	P30 to P33	$V_{DD} = 4.0 \text{ to } 5.5 \text{ V},$			2.0	V
low		P50 to P57	IoL = 15 mA		0.4	2.0	V
		P00 to P03, P20 to P25, P34 to P36, P40 to P47, P64 to P67, P70 to P75	$V_{DD} = 4.0 \text{ to } 5.5 \text{ V},$ $I_{OL} = 1.6 \text{ mA}$			0.4	V
	V <sub>OL2</sub>	Ιοι = 400 μΑ				0.5	V

**Remark** Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.



# DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol	Te	est Conditions	MIN.	TYP.	MAX.	Unit
Input leakage current, high	Іин1	Vin = Vdd	P00 to P03, P10 to P17, P20 to P25, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75, RESET			3	μΑ
	I <sub>LIH2</sub>		X1, X2, XT1, XT2			20	μΑ
	Ішнз	VIN = 5.5 V	P30 to P33 <sup>Note</sup>			3	μΑ
Input leakage current, low	ILIL1	Vin = 0 V	P00 to P03, P10 to P17, P20 to P25, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75, RESET			-3	μΑ
	ILIL2		X1, X2, XT1, XT2			-20	μΑ
	ILIL3		P30 to P33 <sup>Note</sup>			-3	μΑ
Output leakage current, high	Ісон	Vout = Vdd				3	μΑ
Output leakage current, low	ILOL	Vout = 0 V				-3	μΑ
Mask option pull-up resistance	R <sub>1</sub>	V <sub>IN</sub> = 0 V, P30, P31		15	30	90	kΩ
Software pull- up resistance	R <sub>2</sub>	V <sub>IN</sub> = 0 V, P00 to P03, P20 to P P50 to P57, P64 to P	25, P34 to P36, P40 to P47, 67, P70 to P75	15	30	90	kΩ

Note When pull-up resistors are not connected to P30, P31 (specified by the mask option).

 $\textbf{Remark} \quad \text{Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.}$ 



# DC Characteristics ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ , $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$ )

Parameter	Symbol		Test Condit	ions	MIN.	TYP.	MAX.	Unit
Power supply current <sup>Note 1</sup>	I <sub>DD1</sub>	8.38-MHz crystal oscillation	V <sub>DD</sub> = 5.0V±10% <sup>Note 2</sup>	When A/D converter is stopped		5.5	11	mA
		operating mode		When A/D converter is operating		6.5	13	mA
		5.00-MHz crystal oscillation	V <sub>DD</sub> = 3.0V±10% <sup>Note 2</sup>	When A/D converter is stopped		2	4	mA
		operating mode	When A/D converter is operating		3	6	mA	
			V <sub>DD</sub> = 2.0V±10%Note 3	When A/D converter is stopped		0.4	1.5	mA
				When A/D converter is operating		1.4	4.2	mA
	I <sub>DD2</sub>	8.38-MHz crystal oscillation	V <sub>DD</sub> = 5.0V±10% <sup>Note 2</sup>	When peripheral functions are stopped		1.1	2.2	mA
		HALT mode		When peripheral functions are operating			4.7	mA
	5.00-MHz crystal oscillati	5.00-MHz crystal oscillation	V <sub>DD</sub> = 3.0V±10% <sup>Note 2</sup>	When peripheral functions are stopped		0.35	0.7	mA
		HALT mode		When peripheral functions are operating			1.7	mA
			V <sub>DD</sub> = 2.0V±10% <sup>Note 3</sup>	When peripheral functions are stopped		0.15	0.4	mA
				When peripheral functions are operating			1.1	mA
	IDD3	32.768-kHz cry	stal oscillation	VDD = 5.0 V ±10%		40	80	μΑ
		operating mode	Note 4	V <sub>DD</sub> = 3.0 V ±10%		20	40	μΑ
				V <sub>DD</sub> = 2.0 V ±10%		10	20	μΑ
	I <sub>DD4</sub>	32.768-kHz cry		V <sub>DD</sub> = 5.0 V ±10%		30	60	μΑ
		HALT mode <sup>Note</sup>	4	V <sub>DD</sub> = 3.0 V ±10%		6	18	μΑ
				V <sub>DD</sub> = 2.0 V ±10%		2	10	μΑ
	I <sub>DD5</sub>	XT1 = 0V STOR	P mode	VDD = 5.0 V ±10%		0.1	30	μΑ
		When feedback re	esistor is not used	$V_{DD} = 3.0 \text{ V} \pm 10\%$		0.05	10	μΑ
				V <sub>DD</sub> = 2.0 V ±10%		0.05	10	μΑ

**Notes 1.** Total current through the internal power supply (VDD0, VDD1), including the peripheral operation current (except the current through pull-up resistors of ports and the AVREF pin).

- 2. When the processor clock control register (PCC) is set to 00H.
- 3. When PCC is set to 02H.
- 4. When main system clock operation is stopped.



#### **AC Characteristics**


# (1) Basic Operation ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ , $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$ )

Parameter	Symbol		Test Conditions	MIN.	TYP.	MAX.	Unit
Cycle time	Tcy	Operating with	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	0.24		16	μs
(Min. instruction		main system clock	2.7 V ≤ V <sub>DD</sub> < 4.0 V	0.4		16	μs
execution time)				1.6		16	μs
		Operating with subs	system clock	103.9Note 1	122	125	μs
TI00, TI01 input	<b>t</b> тіно, <b>t</b> тіLo	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V		2/f <sub>sam</sub> + 0.1 Note2			μs
high-/low-level		2.7 V ≤ V <sub>DD</sub> < 4.0 V	2/f <sub>sam</sub> + 0.2 <sup>Note2</sup>			μs	
width				2/f <sub>sam</sub> + 0.5 <sup>Note2</sup>			μs
TI50, TI51 input	<b>f</b> TI5	V <sub>DD</sub> = 2.7 to 5.5 V		0		4	MHz
frequency				0		275	kHz
TI50, TI51 input	ttihs, ttils	V <sub>DD</sub> = 2.7 to 5.5 V		100			ns
high-/low-level width				1.8			ns
Interrupt request	tinth, tintl	INTP0 to INTP3,	V <sub>DD</sub> = 2.7 to 5.5 V	1			μs
input high-/low -level width		P40 to P47		2			μs
RESET	trsl	V <sub>DD</sub> = 2.7 to 5.5 V		10			μs
low-level width				20			μs

**Notes 1.** Value when an external clock is used. When a crystal resonator is used, it is 114  $\mu$ s (MIN.).

**2.** Selection of  $f_{sam} = fx$ ,  $f_x/4$ ,  $f_x/64$  is possible using bits 0 and 1 (PRM00, PRM01) of prescaler mode register 0 (PRM0). However, if the Tl00 valid edge is selected as the count clock, the value becomes  $f_{sam} = f_x/8$ .

Tcy vs. VDD (main system clock operation)





# (2) Read/Write Operation (TA = -40 to + 85°C, $V_{DD}$ = 4.0 to 5.5 V)

(1/3)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	<b>t</b> asth		0.3tcy		ns
Address setup time	tads		20		ns
Address hold time	<b>t</b> ADH		6		ns
Data input time from address	t <sub>ADD1</sub>			(2 + 2n)tcy - 54	ns
	tADD2			(3 + 2n)tcy - 60	ns
Address output time from $\overline{RD} \downarrow$	trdad		0	100	ns
Data input time from RD↓	tRDD1			(2 + 2n)tcy - 87	ns
	tRDD2			(3 + 2n)tcy - 93	ns
Read data hold time	<b>t</b> RDH		0		ns
RD low-level width	trdL1		(1.5 + 2n)tcy - 33		ns
	tRDL2		(2.5 + 2n)tcy - 33		ns
$\overline{\text{WAIT}} \downarrow \text{ input time from } \overline{\text{RD}} \downarrow$	trdwt1			tcy - 43	ns
	trdwt2			tcy - 43	ns
$\overline{\text{WAIT}} \downarrow \text{input time from } \overline{\text{WR}} \downarrow$	twrwt			tcy - 25	ns
WAIT low-level width	<b>t</b> wTL		(0.5 + n)tcy + 10	(2 + 2n)tcy	ns
Write data setup time	twos		60		ns
Write data hold time	twoн		6		ns
WR low-level width	twrL1		(1.5 + 2n)tcy - 15		ns
$\overline{\text{RD}} \downarrow \text{ delay time from ASTB} \downarrow$	tastrd		6		ns
$\overline{ m WR} \downarrow$ delay time from ASTB $\downarrow$	tastwr		2tcy - 15		ns
ASTB↑ delay time from RD↑ at external fetch	trdast		0.8tcy - 15	1.2tcy	ns
Address hold time from RD↑ at external fetch	trdadh		0.8tcy - 15	1.2tcy + 30	ns
Write data output time from RD↑	trdwd		40		ns
Write data output time from $\overline{\mathrm{WR}} \!\!\downarrow$	twrwd		10	60	ns
Address hold time from WR↑	twradh		0.8tcy - 15	1.2tcy + 30	ns
$\overline{RD}\!\!\uparrow\!\!$ delay time from $\overline{WAIT}\!\!\uparrow\!\!$	twtrd		0.8tcy	2.5tcy + 25	ns
WR↑ delay time from WAIT↑	twrwr		0.8tcy	2.5tcy + 25	ns

#### **Remarks 1.** tcy = Tcy/4

- 2. n indicates the number of waits.
- 3.  $C_L = 100 \text{ pF } (C_L \text{ indicates the load capacitance of the AD0 to AD7, A8 to A15, } \overline{\text{RD}}, \overline{\text{WR}}, \overline{\text{WAIT}}, \text{ and ASTB pins.})$



# (2) Read/Write Operation ( $T_A = -40 \text{ to } + 85^{\circ}\text{C}, V_{DD} = 2.7 \text{ to } 4.0 \text{ V}$ )

(2/3)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	<b>t</b> asth		0.3tcy		ns
Address setup time	tads		30		ns
Address hold time	tadh		10		ns
Data input time from address	tADD1			(2 + 2n)tcy - 108	ns
	tADD2			(3 + 2n)tcy - 120	ns
Address output time from $\overline{RD} \!\!\downarrow$	trdad		0	200	ns
Data input time from RD↓	trdd1			(2 + 2n)tcy - 148	ns
	tRDD2			(3 + 2n)tcy - 162	ns
Read data hold time	trdh		0		ns
RD low-level width	trdL1		(1.5 + 2n)tcy - 40		ns
	tRDL2		(2.5 + 2n)tcy - 40		ns
$\overline{\text{WAIT}}\downarrow \text{ input time from } \overline{\text{RD}}\downarrow$	trdwT1			tcy - 75	ns
	trdwt2			tcy - 60	ns
$\overline{WAIT} \!\!\downarrow input$ time from $\overline{WR} \!\!\downarrow$	twrwt			tcy - 50	ns
WAIT low-level width	tw1L		(0.5 + 2n)tcy + 10	(2 + 2n)tcy	ns
Write data setup time	twos		60		ns
Write data hold time	twoH		10		ns
WR low-level width	twrL1		(1.5 + 2n)tcy - 30		ns
$\overline{RD} \!\!\downarrow delay$ time from $ASTB \!\!\downarrow$	tastrd		10		ns
WR↓ delay time from ASTB↓	tastwr		2tcy - 30		ns
ASTB↑ delay time from RD↑ at external fetch	<b>t</b> RDAST		0.8tcy - 30	1.2tcy	ns
Address hold time from RD↑ at external fetch	trdadh		0.8tcy - 30	1.2tcy + 60	ns
Write data output time from RD↑	trowd		40		ns
Write data output time from $\overline{\mathrm{WR}} \!\!\downarrow$	twrwd		20	120	ns
Address hold time from WR↑	twradh		0.8tcy - 30	1.2tcy + 60	ns
RD↑ delay time from WAIT↑	twtrd		0.5tcy	2.5tcy + 50	ns
WR↑ delay time from WAIT↑	twtwr		0.5tcy	2.5tcy + 50	ns

- **Remarks 1.** tcy = Tcy/4
  - 2. n indicates the number of waits.
  - 3.  $C_L = 100 \text{ pF}$  ( $C_L$  indicates the load capacitance of the AD0 to AD7, AD8 to AD15,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{WAIT}}$ , and ASTB pins.)



# (2) Read/Write Operation (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 2.7 V)

(3/3)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	tasth		0.3tcy		ns
Address setup time	tads		120		ns
Address hold time	tadh		20		ns
Data input time from address	t <sub>ADD1</sub>			(2 + 2n)tcy - 233	ns
	t <sub>ADD2</sub>			(3 + 2n)tcy - 240	ns
Address output time from $\overline{RD} \!\!\downarrow$	trdad		0	400	ns
Data input time from RD↓	t <sub>RDD1</sub>			(2 + 2n)tcy - 325	ns
	tRDD2			(3 + 2n)tcy - 332	ns
Read data hold time	<b>t</b> RDH		0		ns
RD low-level width	tRDL1		(1.5 + 2n)tcy - 92		ns
	tRDL2		(2.5 + 2n)tcy - 92		ns
$\overline{\text{WAIT}}\downarrow \text{ input time from } \overline{\text{RD}}\downarrow$	trdwT1			tcy - 350	ns
	trdwt2			tcy - 132	ns
$\overline{WAIT} \downarrow input time from \; \overline{WR} \downarrow$	twrwt			tcy - 100	ns
WAIT low-level width	tw⊤∟		(0.5 + 2n)tcy + 10	(2 + 2n)tcy	ns
Write data setup time	twos		60		ns
Write data hold time	twoн		20		ns
WR low-level width	twrL1		(1.5 + 2n)tcy - 60		ns
RD↓ delay time from ASTB↓	tastrd		20		ns
WR↓ delay time from ASTB↓	tastwr		2tcy - 60		ns
ASTB↑ delay time from RD↑ at external fetch	trdast		0.8tcy - 60	1.2tcy	ns
Address hold time from RD↑ at external fetch	trdadh		0.8tcy - 60	1.2tcy + 120	ns
Write data output time from RD↑	trowd		40		ns
Write data output time from $\overline{\mathrm{WR}} \downarrow$	twrwd		40	240	ns
Address hold time from WR↑	twradh		0.8tcy - 60	1.2tcy + 120	ns
RD↑ delay time from WAIT↑	twtrd		0.5tcy	2.5tcy + 100	ns
WR↑ delay time from WAIT↑	twtwr		0.5tcy	2.5tcy + 100	ns

### **Remarks 1.** tcy = Tcy/4

- 2. n indicates the number of waits.
- 3.  $C_L = 100pF$  ( $C_L$  indicates the load capacitance of the AD0 to AD7, AD8 to AD15,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{WAIT}$ , and ASTB pins.)



# (3) Serial Interface ( $T_A = -40 \text{ to} + 85^{\circ}\text{C}$ , $V_{DD} = 1.8 \text{ to} 5.5 \text{ V}$ )

# (a) 3-wire serial I/O mode (SCK30 ... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK30 cycle time	tkcy1	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	954			ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V	1600			ns
			3200			ns
SCK30 high-/low-level	<b>t</b> кн1, <b>t</b> кL1	V <sub>DD</sub> = 4.0 to 5.5 V	tксү1/2 – 50			ns
width			tксү1/2 – 100			ns
SI30 setup time	tsıĸ1	4.0 V ≤ V <sub>DD</sub> ≤ 5.5V	100			ns
(to SCK30↑)		2.7 V ≤ V <sub>DD</sub> < 4.0V	150			ns
			300			ns
SI30 hold time (from SCK30↑)	tksi1		400			ns
SO30 output delay time from SCK30↓	tkso1	C = 100 pFNote			300	ns

**Note** C is the load capacitance of the  $\overline{SCK30}$  and SO30 output lines.

# (b) 3-wire serial I/O mode (SCK30 ... External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK30 cycle time	tkcy2	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	1600			ns
			3200			ns
SCK30 high-/low-level	tkH2, tkL2	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	400			ns
width		2.7 V ≤ V <sub>DD</sub> < 4.0 V	800			ns
			1600			ns
SI30 setup time (to SCK30↑)	tsık2		100			ns
SI30 hold time (from SCK30↑)	t <sub>KSI2</sub>		400			ns
SO30 output delay time from SCK30↓	tks02	C = 100 pFNote			300	ns

Note C is the load capacitance of the SO30 output line.



# (c) UART mode (Dedicated baud-rate generator output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$			131031	bps
		2.7 V ≤ V <sub>DD</sub> < 4.0 V			78125	bps
					39063	bps

# (d) UART mode (External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
ASCK0 cycle time	t <sub>KCY3</sub>	$4.0~V \leq V_{DD} \leq 5.5~V$	800			ns
		$2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	1600			ns
			3200			ns
ASCK0 high-/low-level width	<b>t</b> кнз,	$4.0~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$	400			ns
	<b>t</b> KL3	$2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	800			ns
			1600			ns
Transfer rate		$4.0~V \leq V_{DD} \leq 5.5~V$			39063	bps
		$2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$			19531	bps
					9766	bps

# (e) UART mode (Infrared ray data transfer mode)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Transfer rate		V <sub>DD</sub> = 4.0 to 5.5 V		131031	bps
Bit rate allowable error		V <sub>DD</sub> = 4.0 to 5.5 V		±0.87	%
Output pulse width		V <sub>DD</sub> = 4.0 to 5.5 V	1.2	0.24/fbr <sup>Note</sup>	μs
Input pulse width		V <sub>DD</sub> = 4.0 to 5.5 V	4/fx		μs

Note fbr: Specified baud rate




#### (f) I2C bus Mode

Parameter		O. and ball	Standar	d Mode	High-Speed Mode		11.2
		Symbol	MIN.	MAX.	MIN.	MAX.	Unit
SCL0 clock freq	uency	fclk	0	100	0	400	kHz
Bus-free time (between stop a	and start condition)	tBUF	4.7	_	1.3	_	μs
Hold time <sup>Note 1</sup>		thd:STA	4.0	_	0.6	_	μs
SCL0 clock low-	-level width	tLOW	4.7	_	1.3	_	μs
SCL0 clock high-level width		tніgн	4.0	_	0.6	_	μs
Start/restart cor	dition setup time	tsu:sta	4.7	_	0.6	_	μs
Data hold time	CBUS compatible master	thd:dat	5.0	_	_	_	μs
	I <sup>2</sup> C bus		O <sup>Note 2</sup>	_	O <sup>Note 2</sup>	0.9 <sup>Note 3</sup>	μs
Data setup time		tsu:dat	250	_	100 <sup>Note 4</sup>	_	ns
SDA0 and SCL0 signal rise time		<b>t</b> R	_	1000	20 + 0.1Cb <sup>Note 5</sup>	300	ns
SDA0 and SCL0 signal fall time		t⊧	_	300	20 + 0.1Cb <sup>Note 5</sup>	300	ns
Stop condition setup time		tsu:sto	4.0	_	0.6	_	μs
Spike pulse width controlled by input filter		tsp	_	_	0	50	ns
Capacitive load	per bus line	Cb	_	400	_	400	pF


- **Notes 1.** In the start condition, the first clock pulse is generated after this hold time.
  - 2. To fill in the undefined area of the SCL0 falling edge, it is necessary for the device to internally provide at least 300 ns of hold time for the SDA0 signal (which is VIHmin. of the SCL0 signal).
  - 3. If the device does not extend the SCL0 signal low hold time (tLow), only maximum data hold time thd:DAT needs to be fulfilled.
  - **4.** The high-speed mode I<sup>2</sup>C bus is available in a standard mode I<sup>2</sup>C bus system. At this time, the conditions described below must be satisfied.
    - $\bullet$  If the device does not extend the SCL0 signal low state hold time  $t_{\text{SU:DAT}} \geq 250 \text{ ns}$
    - If the device extends the SCL0 signal low state hold time

      Be sure to transmit the next data bit to the SDA0 line before the SCL0 line is released (t<sub>Rmax.</sub> + t<sub>SU:DAT</sub> = 1000 + 250 = 1250 ns by standard mode I<sup>2</sup>C bus specification).
  - 5. Cb: Total capacitance per bus line (unit: pF)


# AC Timing Test Points (Excluding X1, XT1 Inputs)



# **Clock Timing**




# **TI Timing**






### **Read/Write Operation**

# External fetch (no wait):




# External fetch (wait insertion):






#### External data access (no wait):




# External data access (wait insertion):






# **Serial Transfer Timing**


# 3-wire serial I/O mode:



# **UART mode (external clock input):**



# I<sup>2</sup>C Bus Mode:





# A/D Converter Characteristics ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ , $V_{DD} = AV_{REF} = 1.8 \text{ to } 5.5 \text{ V}$ , $AV_{SS} = V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error <sup>Notes 1, 2</sup>		4.0 V ≤ AVREF ≤ 5.5 V		±0.2	±0.4	%FSR
		2.7 V ≤ AVREF < 4.0 V		±0.3	±0.6	%FSR
		1.8 V ≤ AVREF < 2.7 V		±0.6	±1.2	%FSR
Conversion time	tconv	4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V	14		96	μs
		2.7 V ≤ AVREF < 4.0 V	19		96	μs
		1.8 V ≤ AVREF < 2.7 V	28		96	μs
Zero-scale offsetNotes 1, 2		4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V			±0.4	%FSR
		2.7 V ≤ AV <sub>REF</sub> < 4.0 V			±0.6	%FSR
		1.8 V ≤ AVREF < 2.7 V			±1.2	%FSR
Full-scale offsetNotes 1, 2		4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V			±0.4	%FSR
		2.7 V ≤ AVREF < 4.0 V			±0.6	%FSR
		1.8 V ≤ AVREF < 2.7 V			±1.2	%FSR
Integral linearity error <sup>Note 1</sup>		4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V			±2.5	LSB
		2.7 V ≤ AVREF < 4.0 V			±4.5	LSB
		1.8 V ≤ AVREF < 2.7 V			±8.5	LSB
Differential linearity errorNote 1		4.0 V ≤ AVREF ≤ 5.5 V			±1.5	LSB
		2.7 V ≤ AVREF < 4.0 V			±2.0	LSB
		1.8 V ≤ AV <sub>REF</sub> < 2.7 V			±3.5	LSB
Analog input voltage	VIAN		0		AVREF	V
Reference voltage	AVREF		1.8		AVDD	V
Resistance between AVREF and AVss	RREF	When A/D conversion is not performed	20	40		kΩ

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. Shown as a percentage of the full scale value.




# Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	VDDDR		1.6		5.5	٧
Data retention power supply current	IDDDR	VDDDR = 1.6 V Subsystem clock stop (XT1 = VDD) and feed-back resistor disconnected		0.1	30	μΑ
Release signal set time	tsrel		0			μs
Oscillation stabilization	<b>t</b> wait	Release by RESET		2 <sup>17</sup> /fx		ms
time		Release by interrupt request	·	Note		ms


**Note** Selection of  $2^{12}/fx$  and  $2^{14}/fx$  to  $2^{17}/fx$  is possible using bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time select register (OSTS).

# Data Retention Timing (STOP mode release by RESET)







# Data Retention Timing (Standby release signal: STOP mode release by interrupt request signal)



# **Interrupt Request Input Timing**




# **RESET** Input Timing





### 13. PACKAGE DRAWINGS

# 64 PIN PLASTIC SHRINK DIP (750 mil)



#### **NOTES**


- 1. Controlling dimension— millimeter.
- 2. Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 3. Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
Α	58.0 <sup>+0.68</sup> -0.20	2.283 <sup>+0.028</sup> <sub>-0.008</sub>
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	0.020+0.004
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
ı	4.05 <sup>+0.26</sup> -0.20	0.159 <sup>+0.011</sup> -0.008
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	17.0±0.2	$0.669^{+0.009}_{-0.008}$
М	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0 to 15°	0 to 15°


P64C-70-750A,C-3


**Remark** The external dimensions and materials of the ES version are the same as those of the mass-produced version.

# 64 PIN PLASTIC QFP (□14)



detail of lead end





#### NOTE


- 1. Controlling dimension millimeter.
- 2. Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	17.6±0.4	0.693±0.016
В	14.0±0.2	$0.551^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
Н	$0.37^{+0.08}_{-0.07}$	$0.015^{+0.003}_{-0.004}$
ı	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	0.17+0.08	$0.007^{+0.003}_{-0.004}$
N	0.10	0.004
Р	2.55±0.1	0.100±0.004
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	2.85 MAX.	0.113 MAX.


P64GC-80-AB8-4


**Remark** The external dimensions and materials of the ES version are the same as those of the mass-produced version.

# 64 PIN PLASTIC LQFP (12x12)



detail of lead end





### **NOTES**

- 1. Controlling dimension millimeter.
- 2. Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	14.8±0.4	0.583±0.016
В	12.0±0.2	$0.472^{+0.009}_{-0.008}$
С	12.0±0.2	$0.472^{+0.009}_{-0.008}$
D	14.8±0.4	0.583±0.016
F	1.125	0.044
G	1.125	0.044
Н	0.32±0.08	$0.013^{+0.003}_{-0.004}$
ı	0.13	0.005
J	0.65 (T.P.)	0.026
K	1.4±0.2	0.055±0.008
L	0.6±0.2	$0.024^{+0.008}_{-0.009}$
М	0.17 <sup>+0.08</sup> <sub>-0.07</sub>	$0.007^{+0.003}_{-0.004}$
N	0.10	0.004
Р	1.4±0.1	$0.055^{+0.004}_{-0.005}$
Q	0.125±0.075	0.005±0.003
R	5°±5°	5°±5°
S	1.7 MAX.	0.067 MAX.
	·	D0401/ 05 040 0

P64GK-65-8A8-2

**Remark** The external dimensions and materials of the ES version are the same as those of the mass-produced version.



#### 14. RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

Table 14-1. Surface Mounting Type Soldering Conditions

```
(1) \muPD780031AYGC-\times\times-AB8: 64-pin plastic QFP (14 \times 14 mm) \muPD780032AYGC-\times\times-AB8: 64-pin plastic QFP (14 \times 14 mm) \muPD780033AYGC-\times\times-AB8: 64-pin plastic QFP (14 \times 14 mm) \muPD780034AYGC-\times\times-AB8: 64-pin plastic QFP (14 \times 14 mm)
```

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: three times or less	IR35-00-3
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: three times or less	VP15-00-3
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: once, Preheating temperature: 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	_

Caution Do not use different soldering methods together (except for partial heating).



```
(2) \muPD780031AYGK-\times\times-8A8: 64-pin plastic LQFP (12 \times 12 mm) \muPD780032AYGK-\times\times-8A8: 64-pin plastic LQFP (12 \times 12 mm) \muPD780033AYGK-\times\times-8A8: 64-pin plastic LQFP (12 \times 12 mm) \muPD780034AYGK-\times\times-8A8: 64-pin plastic LQFP (12 \times 12 mm)
```

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: two times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: two times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	VP15-107-2
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	WS60-107-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	

**Note** After opening the dry pack, store it at 25°C or less and 65%RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Table 14-2. Insertion Type Soldering Conditions

 $\mu$ PD780031AYCW-xxx: 64-pin plastic shrink DIP (750mils)  $\mu$ PD780032AYCW-xxx: 64-pin plastic shrink DIP (750mils)  $\mu$ PD780033AYCW-xxx: 64-pin plastic shrink DIP (750mils)  $\mu$ PD780034AYCW-xxx: 64-pin plastic shrink DIP (750mils)

Soldering Method	Soldering Conditions
Wave soldering (only for pins)	Solder bath temperature: 260°C max., Time: 10 seconds max.
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)

Caution Apply wave soldering only to the pins and be careful not to bring solder into direct contact with the package.



#### APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the  $\mu$ PD780034AY Subseries. Also refer to (5) Cautions on Using Development Tools.

# (1) Language Processing Software

RA78K/0	Assembler package common to 78K/0 Series	
CC78K/0	C compiler package common to 78K/0 Series	
DF780034	Device file common to μPD780034A Subseries	
CC78K/0-L	C compiler library source file common to 78K/0 Series	

### (2) Flash Memory Writing Tools

Flashpro II (FL-PR2) Flashpro III (FL-PR3, PG-FP3)	Flash programmer dedicated to microcontrollers with on-chip flash memory
FA-64CW	Adapter for flash memory writing
FA-64GC	
FA-64GK	

# (3) Debugging Tools

# • When using in-circuit emulator IE-78K0-NS

IE-78K0-NS	In-circuit emulator common to 78K/0 Series
IE-70000-MC-PS-B	Power supply unit for IE-78K0-NS
IE-78K0-NS-PA <sup>Note</sup>	Performance board to enhance and expand the functions of IE-78K0-NS
IE-70000-98-IF-C	Interface adapter when using PC-9800 series as host machine (excluding notebook PCs) (C bus supported)
IE-70000-CD-IF-A	PC card and interface cable when using notebook PC as host machine (PCMCIA socket supported)
IE-70000-PC-IF-C	Interface adapter when using IBM PC/AT <sup>TM</sup> or compatible as host machine (ISA bus supported)
IE-70000-PCI-IF	Adapter required when using PC in which PCI bus is embedded as host machine
IE-780034-NS-EM1	Emulation board to emulate μPD780034AY Subseries
NP-64CW	Emulation probe for 64-pin plastic shrink DIP (CW type)
NP-64GC	Emulation probe for 64-pin plastic QFP (GC-AB8 type)
NP-64GC-TQ	
NP-64GK	Emulation probe for 64-pin plastic LQFP (GK-8A8 type)
TGK-064SBW	Conversion adapter to connect NP-64GK and target system board on which a 64-pin plastic LQFP
	(GK-8A8 type) can be mounted.
EV-9200GC-64	Socket to be mounted on target system board made for 64-pin plastic QFP (GC-AB8 type)
ID78K0-NS	Integrated debugger for IE-78K0-NS
SM78K0	System simulator common to 78K/0 Series
DF780034	Device file common to μPD780034A Subseries

Note Under development

# • When using in-circuit emulator IE-78001-R-A

IE-78001-R-A	In-circuit emulator common to 78K/0 Series		
IE-70000-98-IF-C	Interface adapter when using PC-9800 series as host machine (excluding notebook PCs) (C bus supported)		
IE-70000-PC-IF-C	Interface adapter when using IBM PC/AT or compatible as host machine (ISA bus supported)		
IE-70000-PCI-IF	Adapter required when using PC in which PCI bus is embedded as host machine		
IE-78000-R-SV3	Interface adapter and cable when using EWS as host machine		
IE-780034-NS-EM1	Emulation board to emulate μPD780034AY Subseries		
IE-78K0-R-EX1	Emulation probe conversion board necessary when using IE-780034-NS-EM1 on IE-78001-R-A		
EP-78240CW-R	Emulation probe for 64-pin plastic shrink DIP (CW type)		
EP-78240GC-R	Emulation probe for 64-pin plastic QFP (GC-AB8 type)		
EP-78012GK-R	Emulation probe for 64-pin plastic LQFP (GK-8A8 type)		
TGK-064SBW	Conversion adapter to connect EP-78012GK-R and target system board on which a 64-pin plastic LQFP (GK-8A8 type) can be mounted.		
EV-9200GC-64	Socket to be mounted on target system board made for 64-pin plastic QFP (GC-AB8 type)		
ID78K0	Integrated debugger for IE-78001-R-A		
SM78K0	System simulator common to 78K/0 Series		
DF780034	Device file common to μPD780034A Subseries		

# (4) Real-time OS

RX78K/0	Real-time OS for 78K/0 Series
MX78K0	OS for 78K/0 Series

### (5) Cautions on Using Development Tools

- The ID78K0-NS, ID78K0, and SM78K0 are used in combination with the DF780034.
- The CC78K/0 and RX78K/0 are used in combination with the RA78K/0 and the DF780034.
- FL-PR2, FL-PR3, FA-64CW, FA-64GC, FA-64GK, NP-64CW, NP-64GC, NP-64GC-TQ, and NP-64GK are
  products made by Naito Densei Machida Mfg. Co., Ltd. (+81-44-822-3813).
   Contact an NEC distributor regarding the purchase of these products.
- $\bullet$  The TGK-064SBW is a product made by TOKYO ELETECH CORPORATION.

Refer to: Daimaru Kogyo, Ltd.

Tokyo Electronic Division (+81-3-3820-7112) Osaka Electronic Division (+81-6-6244-6672)

- For third-party development tools, see the 78K/0 Series Selection Guide (U11126E).
- The host machines and OSs supporting each software are as follows.

Host Machine	PC	EWS
[OS]	PC-9800 series [Windows™]	HP9000 series 700™ [HP-UX™]
	IBM PC/AT and compatibles	SPARCstation™ [SunOS™, Solaris™]
Software	[Japanese/English Windows]	NEWS™ (RISC) [NEWS-OS™]
RA78K/0	Note	√
CC78K/0	√ Note	V
ID78K0-NS	V	-
ID78K0	V	V
SM78K0	$\sqrt{}$	-
RX78K/0	√ Note	V
MX78K0	Note	V

Note DOS-based software



### APPENDIX B. RELATED DOCUMENTS

### **Documents Related to Devices**

Document Name	Document No. (English)	Document No. (Japanese)
μΡD780024A, 780034A, 780024AY, 780034AY Subseries User's Manual	U14046E	U14046J
μΡD780031AY, 780032AY, 780033AY, 780034AY Data Sheet	This document	U14045J
μPD78F0034AY Data Sheet	U14041E	U14041J
78K/0 Series User's Manual Instructions	U12326E	U12326J
78K/0 Series Instruction Table	_	U10903J
78K/0 Series Instruction Set	_	U10904J

# **Documents Related to Development Tools (User's Manuals)**

Document Name		Document No. (English)	Document No. (Japanese)
RA78K0 Assembler Package	Operation	U11802E	U11802J
	Assembly Language	U11801E	U11801J
	Structured Assembly Language	U11789E	U11789J
RA78K Series Structured Assembler Preprocessor		EEU-1402	U12323J
CC78K0 C Compiler	Operation	U11517E	U11517J
	Language	U11518E	U11518J
CC78K0 C Compiler Application Note	Programming Know-how	U13034E	U13034J
IE-78K0-NS		To be prepared	To be prepared
IE-78001-R-A		To be prepared	To be prepared
IE-780034-NS-EM1		To be prepared	To be prepared
EP-78240		U10332E	EEU-986
EP-78012GK-R		EEU-1538	EEU-5012
SM78K0 System Simulator Windows based	Reference	U10181E	U10181J
SM78K Series System Simulator	External Part User Open Interface Specifications	U10092E	U10092J
ID78K0-NS Integrated Debugger Windows based	Reference	U12900E	U12900J
ID78K0 Integrated Debugger EWS based	Reference	_	U11151J
ID78K0 Integrated Debugger PC based	Reference	U11539E	U11539J
ID78K0 Integrated Debugger Windows based	Guide	U11649E	U11649J

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.



# **Documents Related to Embedded Software (User's Manuals)**

Document Name		Document No. (English)	Document No. (Japanese)
78K/0 Series Real-time OS	Basics	U11537E	U11537J
	Installation	U11536E	U11536J
78K/0 Series OS MX78K0	Basics	U12257E	U12257J

### **Other Related Documents**

Document Name	Document No. (English)	Document No. (Japanese)
SEMICONDUCTORS SELECTION GUIDE Products & Packages (CD-ROM)	X13769X	
Semiconductor Device Mounting Technology Manual	C10535E	C10535J
Quality Grades on NEC Semiconductor Devices	C11531E	C11531J
NEC Semiconductor Device Reliability/Quality Control System	C10983E	C10983J
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E	C11892J
Guide to Microcomputer-Related Products by Third Party	_	U11416J

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.



[MEMO]

#### NOTES FOR CMOS DEVICES

### (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

# (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Caution Purchase of NEC I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.



# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- · Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

# **NEC Electronics Inc. (U.S.)**

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

#### **NEC Electronics (Germany) GmbH**

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

#### **NEC Electronics (UK) Ltd.**

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

#### NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

#### **NEC Electronics (Germany) GmbH**

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

#### **NEC Electronics (France) S.A.**

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

#### **NEC Electronics (France) S.A.**

Spain Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

### **NEC Electronics (Germany) GmbH**

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

# **NEC Electronics Hong Kong Ltd.**

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

#### **NEC Electronics Hong Kong Ltd.**

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

# NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130

Tel: 65-253-8311 Fax: 65-250-3583

#### **NEC Electronics Taiwan Ltd.**

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

#### **NEC do Brasil S.A.**

Electron Devices Division Rodovia Presidente Dutra, Km 214 07210-902-Guarulhos-SP Brasil Tel: 55-11-6465-6810

Fax: 55-11-6465-6829

J99.1



FIP and IEBus are trademarks of NEC Corporation.

Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/ or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
  consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
  this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
  rights of third parties by or arising from use of a device described herein or any other liability arising from use
  of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
  intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these circuits,
  software, and information in the design of the customer's equipment shall be done under the full responsibility
  of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third
  parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
  - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
    - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
    - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
    - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.