

# MOS INTEGRATED CIRCUIT $\mu$ PD75064, 75066, 75068, 75064(A), 75066(A), 75068(A)

# 4-BIT SINGLE-CHIP MICROCOMPUTER

The  $\mu$ PD75068 is a member of the 75X series of 4-bit single-chip microcomputers.

The minimum instruction execution time of the  $\mu$ PD75068's CPU is 0.95  $\mu$ s. In addition to this high-speed capability, the chip contains an A/D converter and furnishes high-performance functions such as the serial bus interface (SBI) function compliant with the NEC standard format, providing powerful features and high cost performance. The  $\mu$ PD75068(A) is a high-reliability version of the  $\mu$ PD75068.

NEC also provides PROM versions suitable for small-scale production or evaluation samples in system development. The  $\mu$ PD75P068 is the PROM version for the  $\mu$ PD75064, 75066, 75068, and the  $\mu$ PD75P068(A) is that for the  $\mu$ PD75064(A), 75066(A), 75068(A).

The detailed function descriptions are described in the document below. Please make sure to read this document before starting design.

**μPD75068 User's Manual: IEU-1366** 

#### **FEATURES**

- · Variable instruction execution time advantageous to high-speed operation and power-saving:
  - 0.95  $\mu$ s, 1.91  $\mu$ s, or 15.3  $\mu$ s (at 4.19 MHz with the main system clock selected)
  - 122 μs (at 32.768 kHz with the subsystem clock selected)
- A/D converter (8-bit resolution, successive approximation): 8 channels
  - Capable of low-voltage operation: VDD = 2.7 to 6.0 V
- · Timer function: 3 channels
- · On-chip NEC standard serial bus interface (SBI)
- Very low-power watch operation enabled (5  $\mu$ A TYP. at 3 V)
- Pull-up resistor option allowed for 27 I/O lines
- The  $\mu$ PD75P068 and 75P068(A) (PROM versions) available: Capable of low-voltage operation (VDD = 2.7 to 6.0 V)

## **APPLICATIONS**

- $\mu$ PD75064, 75066, 75068 Home electronic appliances, air conditioners, cameras, and electronic measuring instruments
- μPD75064(A), 75066(A), 75068(A)
   Automotive electronics

The information in this document is subject to change without notice.

Document No. IC-3140B ( O.D. No. IC-8629B) Date Published December 1994 P Printed in Japan The  $\mu$ PD75064, 75066, 75068 and  $\mu$ PD75064(A), 75066(A), 75068(A) differ only in their quality grade. Unless otherwise specified, this data sheet describes the  $\mu$ PD75068 as the representative product. For products with the suffix (A) attached, please make the following substitutions when reading:

 $\mu$ PD75064 —>  $\mu$ PD75064(A)  $\mu$ PD75066 —>  $\mu$ PD75066(A)  $\mu$ PD75068 —>  $\mu$ PD75068(A)

# **ORDERING INFORMATION**

Part number	Package	Quality Grade
μPD75064CU-xxx	42-pin plastic shrink DIP (600 mil)	Standard
$\mu$ PD75064GB-xxx-3B4	44-pin plastic QFP (10x10 mm)	Standard
μPD75066CU-xxx	42-pin plastic shrink DIP (600 mil)	Standard
μPD75066GB-xxx-3B4	44-pin plastic QFP (10x10 mm)	Standard
$\mu$ PD75068CU-xxx	42-pin plastic shrink DIP (600 mil)	Standard
$\mu$ PD75068GB-xxx-3B4	44-pin plastic QFP (10x10 mm)	Standard
$\mu$ PD75064CU(A)-xxx	42-pin plastic shrink DIP (600 mil)	Special
μPD75064GB(A)-xxx-3B4	44-pin plastic QFP (10x10 mm)	Special
$\mu$ PD75066CU(A)-xxx	42-pin plastic shrink DIP (600 mil)	Special
$\mu$ PD75066GB(A)-xxx-3B4	44-pin plastic QFP (10x10 mm)	Special
$\mu$ PD75068CU(A)-xxx	42-pin plastic shrink DIP (600 mil)	Special
μPD75068GB(A)-xxx-3B4	44-pin plastic QFP (10x10 mm)	Special

Remark xxx: ROM code suffix

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

# **\star** DIFFERENCE BETWEEN $\mu$ PD7506x SUBSERIES AND $\mu$ PD7506x(A) SUBSERIES

Part number	μPD75064	μPD75064(A)
	μPD75066	μPD75066(A)
Parameter	μPD75068	μPD75068(A)
Quality grade	Standard	Special



# **FUNCTION OVERVIEW**

ltem		Function				
Instruction execut	ion time	• Main system clock : 0.95 $\mu$ s, 1.91 $\mu$ s, 15.3 $\mu$ s (at 4.19 MHz) • Subsystem clock : 122 $\mu$ s (at 32.768 kHz)				
Internal memory	ROM	• µ	PD750	064: 4096 × 8 bits 066: 6016 × 8 bits 068: 8064 × 8 bits		
	RAM	512	2 × 4 k	oits		
General register				operating in 4 bits: 8 operating in 8 bits: 4		
I/O port		32	12	CMOS input	Of these, seven with software-specifiable on-chip pull-up resistors	
			12	CMOS I/O	Software-specifiable on-chip pull-up resistors Four pins can directly drive LEDs.	
			8	N-ch open-drain I/O	Breakdown voltage: 10 V	
					Mask-option-specifiable on-chip pull-up resistors	
					Can directly drive LEDs.	
Timer		3 с	• Timer/event counter     • Basic interval timer : Applicable to watchdog timer     • Watch timer : Capable of buzzer output			
Serial interface		3-wire serial I/O mode     2-wire serial I/O mode     SBI mode				
Bit sequencial buf	fer	16	bits			
Clock output func	tion	Φ,	fx/2 <sup>3</sup>	, fx/2 <sup>4</sup> , fx/2 <sup>6</sup> (Main system	clock: at 4.19 MHz operation)	
A/D converter				esolution x 8 channels ower operation possible :	VDD = 2.7 to 6.0 V	
Vectored interrupt	t	Ext	ernal	: 3 , Internal : 3		
Test input		External: 1, Internal: 1				
System clock oscillator		Ceramic/crystal oscillator for main system clock     Crystal oscillator for subsystem clock				
Standby function		ST	OP / F	IALT mode		
Operating ambien temperature						
Operating supply 2.7 to 6.0 V voltage						
Package  • 42-pin plastic shrink DIP (600 mil)  • 44-pin plastic QFP (10 x 10 mm)			I)			




# **CONTENTS**

1. PIN CONFIGURATION (TOP VIEW)	5
2. BLOCK DIAGRAM	7
3. PIN FUNCTIONS	8
3.1 Port Pins	8
3.2 Non-Port Pins	9
3.3 Pin Input/Output Circuits	10
3.4 Mask Option Selection	12
3.5 Handling Unused Pins	13
4. MEMORY CONFIGURATION	14
5. PERIPHERAL HARDWARE FUNCTIONS	18
5.1 Ports	18
5.2 Clock Generator	19
5.3 Clock Output Circuit	20
5.4 Basic Interval Timer	21
5.5 Watch Timer	22
5.6 Timer/Event Counter	23
5.7 Serial Interface	24
	25
5.9 Bit Sequential Buffer	26
6. INTERRUPT FUNCTIONS	27
7. STANDBY FUNCTION	29
8. RESET OPERATION	30
9. INSTRUCTION SET	32
10. ELECTRICAL SPECIFICATIONS	40
11. CHARACTERISTIC CURVES (FOR REFERENCE ONLY)	54
12. PACKAGE DRAWINGS	60
13. RECOMMENDED SOLDERING CONDITIONS	62
APPENDIX A. DEVELOPMENT TOOLS	64
APPENDIX B. RELATED DOCUMENTS	65




#### 1. PIN CONFIGURATION (TOP VIEW)

## · 42-pin plastic shrink DIP



## • 44-pin plastic QFP



IC : Internally Connected (This pin should be directly connected to VDD)



# PIN IDENTIFICATIONS

P00 - 03 : Port 0 P10 - 13 : Port 1 P20 - 23 : Port 2 P30 - 33 : Port 3 P40 - 43 : Port 4 P50 - 53 : Port 5 P60 - 63 : Port 6 P110 - 113: Port 11 KR0 - 3 : Key Return SCK : Serial Clock SI : Serial Input SO : Serial Output : Serial Bus 0, 1 SB0, 1 RESET : Reset Input TI0 : Timer Input 0

PTO0 : Programmable Timer Output 0

BUZ : Buzzer Clock

PCL : Programmable Clock

INTO, 1, 4: External Vectored Interrupt 0, 1, 4

INT2 : External Test Input 2

X1, 2 : Main System Clock Oscillation 1, 2XT1, 2 : Subsystem Clock Oscillation 1, 2


AN0 - 7 : Analog Input 0 - 7 AVREF : Analog Reference

AVss : Analog Vss

VDD : Positive Power Supply

Vss : Ground

# 2. BLOCK DIAGRAM



**Note** The  $\mu$ PD75064 uses the program counter of a 12-bit configuration, the  $\mu$ PD75066 and  $\mu$ PD75068 use that of a 13-bit configuration.



# 3. PIN FUNCTIONS

# 3.1 Port Pins

P00	Pin name	Input/ output	Shared with	Function		When reset	I/O circuit type <sup>Note 1</sup>
PO2   I/O   SO/SB0     PO3   I/O   SO/SB0     PO3   I/O   SV/SB1     P10   Input   INT0     P11   INT1   INT1     P12   P13     P20   P21   P21     P21   P22   P23     P33Note 2   P33Note 2   P33Note 2     P33Note 2   P40 - P43Note 2     P33Note 2   P60 - P53Note 2     P60   P60   P60   P60     P60   P60   P61     P66   P62   P62     P66   P63   P63     P66   P63   P63     P66   P63   P63     P110   P110     P110   P110     P110   P110     P110   P111     P111   P112     P110   P111     P111   P112     P110   P111     P111   P112     P111   P112     P111   P112     P112   P111     P112   P112     P110   P111     P111   P112     P110   P111     P111   P112     P110   P110   P110   P110     P110   P111   P112   P112     P110   P110   P110   P110   P110     P110   P111   P112   P112   P112     P110   P110   P110   P110   P110   P110     P110   P111   P112	P00	Input	INT4	4-bit input port (PORT0).		Input	B
P02	P01	I/O	SCK				F-A
P10	P02	I/O	SO/SB0	provided by software in units of 3 bits.			F-B
P11	P03	I/O	SI/SB1				<b>M</b> -C
P12   P13   P14   P15   P16   P17   P17   P17   P17   P17   P18   P18   P19	P10	Input	INT0	With noise elimination function	×	Input	B-C
P20   P21   P22   PCL   PCL   BUZ   POgrammable 4-bit I/O port (PORT2).   P3Note 2   P3Note 2   P40 - P43Note 2   I/O   PCL   PCL   P3Note 2   P3O - P53Note 2   I/O   POSSNote 2   PSO - P53Note 2   I/O   POSSNote 2   PSO - P53Note 2   I/O   POSSNote 2   PSO - P63Note 2   I/O   POSSNote 2   I/O   P	P11		INT1	4-bit input port (PORT1).			
P13   P20   P70   P70   P70   P10   P11	P12		INT2				
P21   P22   PCL	P13		TI0	ware in units of 4 bits.			
P21   P22   PCL   PCL   PCL   Ware in units of 4 bits.   PCL   P	P20	I/O	PTO0	4-bit I/O port (PORT2).	×	Input	E-B
P30 Note 2 P33 Note 2 P33 Note 2 P40 - P43 Note 2 P50 - P53 Note 2 P50 - P53 Note 2 P60 P60 P61 P62 P63 P63 P63 P63 P63 P63 P66 P63 P66 P67 P67 P67 P67 P67 P67 P67 P67 P67	P21		-	Pull-up resistors can be provided by soft-			
P30Note 2 P31Note 2 P32Note 2 P33Note 2 P33Note 2 P33Note 2 P33Note 2 P33Note 2 P33Note 2 P50 - P53Note 2 P60 P60 P60 P61 P61 P62 P63 P63 P63 P63 P63 P63 P63 P63 P63 P60	P22		PCL	ware in units of 4 bits.			
P31Note 2 P32Note 2 P33Note 2 P40 - P43Note 2 P50 - P53Note 2 P60 P60 P61 P62 P63 P63 P63 P110 Input PANOTE 2 P112 P112 Programmable 4-bit I/O port (PORT3). I/O can be specified bit by bit. Pull-up resistors can be provided by software in units of 4 bits.  Programmable 4-bit I/O port (PORT4). A pull-up resistor can be provided for each bit (mask option). Breakdown voltage is 10 V in open-drain mode.  P50 - P53Note 2 P60 P61 P62 P63 P63 P63 P63 P64 P67 P67 P67 P67 P67 P67 P67 P67 P68 P68 P69 P69 P69 P69 P69 P60 P60 P60 P60 P60 P61 P61 P61 P61 P62 P63 P63 P63 P63 P64 P65 P65 P65 P65 P65 P66 P67 P68 P68 P68 P68 P69 P69 P60	P23		BUZ				
P31Note 2   P32Note 2   P33Note 2   P33Note 2   P40 - P43Note 2   P40 - P43Note 2   P50 - P53Note 2   P60   P61   P62   P63   P63   P63   P63   P110   P112   P112   P112   P65   P110   P1112   P112   P65   P110   P111   P112   P65   P110   P111   P112   P65   P110   P111   P112   P65   P63   P63   P63   P65   P63   P65   P63   P65	P30Note 2	I/O	_	Programmable 4-bit I/O port (PORT3).	×	Input	E-B
P33Note 2 P40 - P43Note 2 P40 - P43Note 2 P50 - P53Note 2 P60 P60 P61 P62 P63 P110 P111 P112 P40 - P43Note 2 P110 P111 P112 P40 - P43Note 2 P50 - P53Note 2 P60 - P53Note 2 P50 - P53Note 2 P50 - P53Note 2 P50 - P53Note 2 P60 - P53Note 2 P6	P31Note 2		-	1 .			
P33Note 2  P40 - P43Note 2  P40 - P43Note 2  P50 - P53Note 2  P60 P60 P61 P62 P63 P63 P110 P110 P111 P112 P112 P3Note 2  P40 - P43Note 2 P50 - P43Note 2 P50 - P43Note 2 P50 - P53Note 2 P50 -	P32Note 2		-				
A pull-up resistor can be provided for each bit (mask option). Breakdown voltage is 10 V in open-drain mode.  P50 - P53Note 2  I/O  P60  P61  P62  P63  P10  Input  AN0  AN1  AN1  AN1  AN2  A pull-up resistor can be provided for each bit (mask option). Breakdown voltage is 10 V in open-drain 4-bit I/O port (PORT5). A pull-up resistor can be provided for each bit (mask option). Breakdown voltage is 10 V in open-drain mode.  P60  KR0/AN4  KR1/AN5  KR2/AN6  KR3/AN7  AN0  AN1  AN1  AN2  A pull-up resistor can be provided for each bit I/O port (PORT5). A pull-up resistors are provided) or high impedance  Y-D  (when pull-up resistors are provided for each bit (mask option). Breakdown voltage is 10 V in open-drain mode.  Frogrammable 4-bit I/O port (PORT6). I/O can be specified bit by bit. Pull-up resistors can be provided by software in units of 4 bits.  X Input  Y-A  Input  Y-A	P33Note 2		_	units of 4 bits.			
A pull-up resistor can be provided for each bit (mask option). Breakdown voltage is 10 V in open-drain mode.  P60 I/O KR0/AN4 Programmable 4-bit I/O port (PORT6).   P61 KR1/AN5   KR2/AN6   KR2/AN6   KR3/AN7    P110 Input AN0 AN1 AN1 AN2    P112 A pull-up resistor can be provided for each bit (mask option). Breakdown voltage in up resistors are provided) or high impedance    V -D (when pull-up resistors are provided) or high impedance    X Input Y-D    Y-D (when pull-up resistors are provided) or high impedance    X Input Y-A	P40 - P43Note 2	I/O	-	A pull-up resistor can be provided for each bit (mask option). Breakdown voltage is 10 V in open-drain mode.  N-ch open-drain 4-bit I/O port (PORT5). A pull-up resistor can be provided for each bit (mask option). Breakdown volt-		(when pull- up resistors are provided) or high	M
Ped	P50 - P53Note 2	I/O	-			(when pull- up resistors are provided) or high	M
P62	P60	I/O	KR0/AN4	Programmable 4-bit I/O port (PORT6).	×	Input	<b>(</b> Y)-D
P62         KR2/AN6         units of 4 bits.           P63         KR3/AN7         units of 4 bits.           P110         Input         AN0         4-bit input port (PORT11).         X         Input         Y-A           P111         AN1         AN2	P61		KR1/AN5				
P63         KR3/AN7         ————————————————————————————————————	P62	]	KR2/AN6				
P110 Input AN0 4-bit input port (POR111). Input Y-A P111 AN1 P112 AN2	P63		KR3/AN7	2			
P112 AN2	P110	Input	AN0	4-bit input port (PORT11).	×	Input	Y-A
	P111	]	AN1				
P113 AN3	P112		AN2				
	P113		AN3				

Notes 1. The circle (  $\bigcirc$  ) indicates the Schmitt trigger input.

2. Can directly drive LEDs.



# 3.2 Non-Port Pins

Pin name	Input/ output	Shared with	Fund	ction		When reset	I/O circuit type <sup>Note 1</sup>
TI0	Input	P13	Input for receiving extern	nal event pulse sig	nal for	-	B-C
PTO0	I/O	P20	Timer/event counter out	tput		Input	E-B
PCL	I/O	P22	Clock output			Input	E-B
BUZ	I/O	P23	Output frequency select		ng)	Input	E-B
SCK	I/O	P01	Serial clock I/O			Input	F-A
SO/SB0	I/O	P02	Serial data output Serial bus I/O			Input	F-B
SI/SB1	I/O	P03	Serial data input Serial bus I/O			Input	<b>M</b> -C
INT4	Input	P00	Edge-detective vectored (both rising and falling			-	B
INT0	Input	P10	Edge-detective vectored	l interrupt input	Note 2	-	B-C
INT1		P11	(detection edge selectal	ole)	Note 3		
INT2	Input	P12	Edge-detective testable (rising edge detection)	input	Note 3	-	B-C
KR0 - KR3	I/O	P60 - P63/ AN4 - AN7	Parallel falling edge detection testable input			Input	Ý-D
AN0 - AN3	Input	P110 - P113	For A/D converter only	8-bit analog inpu	t	Input	Y-A
AN4 - AN7	I/O	P60 - P63/ KR0 - KR3					<b>Ý</b> -D
AVREF	Input	-		Reference voltag	e input	_	Z
AVss	_	_		GND potential		_	Z
X1, X2	Input	-	Crystal/ceramic connection for main system clock generation. When external clock signal is used, the signal should be applied to X1, and its reverse phase signal to X2.			-	-
XT1, XT2	Input	_	Crystal connection for subsystem clock generation. When external clock signal is used, the signal should be applied to XT1, and its reverse phase signal to XT2. XT1 can be used as a 1-bit input (test).			-	_
RESET	Input	-	System reset input			-	B
IC	_	-	Internally connected.		-	-	
			(Connect this pin directly to V <sub>DD</sub> )				
V <sub>DD</sub>	_	_	Positive power supply			-	_
Vss	_	_	GND potential			-	-


Notes 1. The circle (  $\bigcirc$  ) indicates the Schmitt trigger input.

- 2. Clock synchronous
- 3. Asynchronous





# 3.3 Pin Input/Output Circuits

The input/output circuit of each  $\mu$ PD75068 pin is shown below in a simplified manner.



(2/3)





# 3.4 Mask Option Selection

The following mask options are available for selection for each pin.

Pin name	Mask option				
P40 - P43, P50 - P53	Pull-up resistor enabled     (specifiable bit by bit)	Pull-up resistor disabled (specifiable bit by bit)			
XT1, XT2	Feedback resistor enabled     (if a subsystem clock is used)	<ul><li>Peedback resistor disabled (if a subsystem clock is not used)</li></ul>			



# 3.5 Handling Unused Pins

Table 3-1. Handling Unused Pins

Pin	Recommended connection
P00/INT4	Connect to Vss.
P01/SCK	Connect to Vss or VDD.
P02/SO/SB0	
P03/SI/SB1	
P10/INT0-P12/INT2	Connect to Vss.
P13/TI0	
P20/PTO0	Input state: Connect to Vss or VDD.
P21	Output state: Open
P22/PCL	
P23/BUZ	
P30-P33	
P40-P43	
P50-53	
P60/KR0/AN4-P63/KR3/AN7	
P110/AN0-P113/AN3	Connect to Vss or Vdd.
AVREF	Connect to Vss.
AVss	
XT1	Connect to Vss or VDD.
XT2	Open
IC	Directly connect to VDD.



## 4. MEMORY CONFIGURATION

• Program memory (ROM) ..... 4096  $\times$  8 bits (0000H to 0FFFH) :  $\mu$ PD75064 ..... 6016  $\times$  8 bits (0000H to 177FH) :  $\mu$ PD75066 ..... 8064  $\times$  8 bits (0000H to 1F7FH) :  $\mu$ PD75068

0000H to 0001H: Vector table in which the program start address by reset is stored
0002H to 000BH: Vector table in which the program start address by interrupt is stored


• 0020H to 007FH: Table area to be referenced by GETI instruction

Data memory


• Data area  $\dots$  512  $\times$  4 bits (000H to 1FFH) • Peripheral hardware area  $\dots$  128  $\times$  4 bits (F80H to FFFH)

Figure 4-1. Program Memory Map


# (a) $\mu$ PD75064



# **(b)** $\mu$ **PD75066**



# (c) $\mu$ PD75068






Figure 4-2. Data Memory Map



# 5. PERIPHERAL HARDWARE FUNCTIONS

# 5.1 Ports

The following three types of I/O port are provided:

CMOS input ports (PORT0, 1, 11)
CMOS input/output ports (PORT2, 3, 6)
N-ch open-drain input/output ports (PORT4, 5)
Total
32

Table 5-1. Functions of Port

Port (Symbol)	Function	Operation/features	Remarks
PORT0 PORT1	4-bit input	Can be read or tested regard- less of the operation mode of the dual function pin.	Shared with the SO/SB0, SI/SB1, SCK, INT0-2, 4, and TI0 pins.
PORT3 <sup>Note</sup> PORT6	4-bit I/O	Can be specified for input/output in bit units.	Port 6 is shared with pins KR0 to KR3 and pins AN4 to AN7.
PORT2		Can be specified for input/output in 4-bit units.	Port 2 is shared with PTO0, PCL, and BUZ pins.
PORT4 <sup>Note</sup> PORT5 <sup>Note</sup>	4-bit I/O (N-ch open-drain, can withstand 10 V)	Can be specified for input/ output in 4-bit units. Ports 4 and 5 can be paired to input/output data in 8-bit units.	Whether or not the internal pull-up resistor is provided can be specified for each bit by mask option.
PORT11	4-bit input	4-bit port dedicated to input	Port 11 is shared with pins AN0 to AN3.


Note Can directly drive LEDs.

#### 5.2 Clock Generator

The clock generator operates according to the statuses of the processor clock control register (PCC) and the system clock control register (SCC). Two types of clock are provided: main system clock and subsystem clock, and the instruction execution time can be changed.

- 0.95  $\mu s$  / 1.91  $\mu s$  / 15.3  $\mu s$  (operated with main system clock at 4.19 MHz)
- 122  $\mu$ s (operated with subsystem clock at 32.768 kHz)

Figure 5-1. Clock Generator Block Diagram



Note Instruction execution

Remarks

- 1. fx = Main system clock frequency
- 2. fxt = Subsystem clock frequency
- 3.  $\Phi = CPU clock$
- 4. PCC: Processor clock control register
- 5. SCC: System clock control register
- 6. One clock cycle (tcy) at φ is equal to one machine cycle of an instruction.

For tcy, refer to AC Characteristics in 10. ELECTRICAL SPECIFICATIONS.




## 5.3 Clock Output Circuit

The clock output circuit outputs clock pulses from the P22/PCL pin, and is used to supply clock pulses to remote unit controller and peripheral LSIs.

• Clock output (PCL):  $\Phi$ , 524 kHz, 262 kHz, 65.5 kHz (fx = at 4.19 MHz)

Figure 5-2. Clock Output Circuit Configuration




**Remark** Measures are taken to prevent outputting a narrow pulse when selecting clock output enable/disable.

#### 5.4 Basic Interval Timer

The basic interval timer has these functions:

- · Interval timer operation which generates a reference timer interrupt
- Watchdog timer application which detects a program runaway
- · Selection of wait time for releasing the standby mode and counting the wait time
- Reading out the count value

Figure 5-3. Basic Interval Timer Configuration



Note Instruction execution



#### 5.5 Watch Timer

The  $\mu$ PD75068 has an on-chip 1-ch watch timer. The watch timer has the following functions:

- · Sets the test flag (IRQW) with a 0.5-sec interval. The standby mode can be released by IRQW.
- The 0.5-second interval can be generated from either the main system clock or subsystem clock.
- The time interval can be made 128 times faster (3.91 ms) by selecting the fast mode. This is convenient for program debugging, testing, etc.
- Any of the frequencies 2.048 kHz, 4.096 kHz, and 32.768 kHz can be output to the P23/BUZ pin. This can be used for beep and system clock frequency trimming.
- The frequency divider circuit can be cleared so that a zero-second start of the watch can be made.




Figure 5-4. Watch Timer Block Diagram


**Remark** ( ) is for fx = 4.194304 MHz, fxT = 32.768 kHz.

#### 5.6 Timer/Event Counter

The  $\mu$ PD75068 has an on-chip 1-ch timer/event counter. The timer/event counter has the following functions:

- · Programmable interval timer operation
- Outputs square-wave signal of a user-selectable frequency to the PTO0 pin
- Event counter operation
- Divides the TI0 pin input by N and outputs to the PTO0 pin (frequency divider operation)
- · Supplies serial shift clock to the serial interface circuit
- · Count condition read-out function.

Figure 5-5. Block Diagram of Timer / Event Counter



Note Instruction execution




#### 5.7 Serial Interface

#### (1) Serial interface function

The  $\mu$ PD75068 contains a clock synchronous 8-bit serial interface, which has four modes.

- · Operation halt mode
- 3-wire serial I/O mode
- · 2-wire serial I/O mode
- SBI (serial bus interface mode)

Figure 5-6. Block Diagram of Serial Interface



## 5.8 A/D Converter

The  $\mu$ PD75068 contains an 8-bit analog/digital (A/D) converter that has eight analog input channels (AN0 - AN7).

The A/D converter employs the successive-approximation method.

Internal bus 8 ADM6 ADM5 ADM4 SOC EOC ADM1 **ADM** 8 AN0/P110 ○-Control circuit AN1/P111 O-Sample and hold circuit AN2/P112 O-SA register (8) AN3/P113 ○-Multiplexer AN4/KR0/P60 O-Comparator AN5/KR1/P61 ○-AN6/KR2/P62 O-8 AN7/KR3/P63 O-Tap decoder AVREF O-R R R/2 R R/2 Series resistor string AVss O-

Figure 5-7. Block Diagram of A/D Converter

# 5.9 Bit Sequential Buffer: 16 Bits

The bit sequential buffer is a data memory specifically provided for bit manipulation. With this buffer, addresses and bit specifications can be sequentially updated by bit manipulation operation. Therefore, this buffer is very useful for processing long data in bit units.

FC3H FC2H FC1H FC0H Address Bit Symbol BSB3 BSB2 BSB1 BSB0 L = C L = BL register L = 8 L = 7L = 4 L = 3L = 0→ DECS L INCS L ←

Figure 5-8. Bit Sequential Buffer Format

Remark For "pmem.@L" addressing, the specification bit is shifted according to the L register.

#### 6. INTERRUPT FUNCTIONS

The  $\mu$ PD75068 has six different interrupt sources. In addition, multiple interrupts with priority control are possible. Two types of test sources are provided. Of these test sources, INT2 has two types of edge detection testable inputs.

Interruption Vectored Interrupt Request Signal IN/OUT Interruption Source OrderNote1 (Vector table address) (Reference time interval signal from INTBT IN basic interval timer) 1 VRQ1 (0002H) (Detection of both rising edge and INT4 OUT falling edge is valid.) INT0 OUT VRQ2 (0004H) 2 (Selection of rising edge detection or falling edge detection) INT1 OUT 3 VRQ3 (0006H) (Serial data transmission completion INTCSI IN 4 VRQ4 (0008H) signal) (Coincidence signal of programmable INTT0 IN 5 VRQ5 (000AH) timer/counter count register and modulo register) (Detection of rising edge of input to INT2Note2 INT2 pin or detection of falling edge of OUT Test input signal (Set IRQ and IRQW) any input to KR0 to KR3) INTWNote2 (Signal from watch timer) IN

Table 6-1. Interruption Source Types

**Notes 1.** The interruption order shows the priority order of the pins when several interruption requests occur at the same time.

2. Test source. Like the interruption source, it is influenced by the interruption enable flag. However, vectored interrupt will not occur.

The interrupt control circuit of the  $\mu$ PD75068 has the following functions:

- Hardware controlled vectored interrupt function which can control whether or not to acknowledge an
  interrupt based on the interrupt flag (IExxx) and interrupt master enable flag (IME)
- · The interrupt start address can be set arbitrarily.
- Interrupt request flag (IRQxxx) test function (an interrupt generation can be confirmed by software)
- Standby mode release (interrupts to be released can be selected by the interrupt enable flag)




Figure 6-1. Block Diagram of Interrupt Control Circuit



# 7. STANDBY FUNCTION

The  $\mu$ PD75068 has two different standby modes (STOP mode and HALT mode) to reduce power dissipation while waiting for program execution.

Table 7-1. Standby Mode Statuses

		STOP mode	HALT mode	
Instruction for setting		STOP instruction	HALT instruction	
System	clock for setting	Can be set only when operating on the main system clock.	Can be set either with the main system clock or the subsystem clock.	
Opera- tion	Clock oscillator	Only the main system clock stops its operation.	Only the CPU clock $\Phi$ stops its operation (oscillation continues).	
Status Basic interval timer		Does not operate.	Can operate only at main system clock oscillation (IRQBT is set at reference time intervals.).	
	Serial interface	Can operate only when the external SCK input is selected for the serial clock.	Can operate only when external SCK input is selected as the serial clock or at main system clock oscillation.	
	Timer/event counter	Can operate only when the TIO pin input is selected for the count clock.	Can operate only when TIO pin input is specified as the count clock or at main system clock oscillation.	
	Watch timer	Can operate when fxT is selected as the count clock.	Can operate.	
	A/D converter	Does not operate.	Can operate. Note	
	External interrupt	INT1, INT2, and INT4 can operate. Only INT0 cannot operate.		
	CPU	Does not operate.		
Release signal		An interrupt request signal from hard- ware whose operation is enabled by the interrupt enable flag or the RESET signal input	An interrupt request signal from hard- ware whose operation is enabled by the interrupt enable flag or the RESET signa input	

Note A/D converter's operation in HALT mode is possible only when the main system clock operates.



## 8. RESET OPERATION

When the  $\overline{\text{RESET}}$  signal is input, the  $\mu$ PD75068 is reset and all hardware is initialized as indicated in Table 8-1. Figure 8-1 shows the reset operation timing.

RESET input

Operation mode or standby mode

Internal reset operation

Wait

(Approx. 31.3 ms/4.19 MHz)

Operation mode

Operation mode

Figure 8-1. Reset Operation by RESET Input

Table 8-1. Status of All Hardware after Reset (1/2)

	Hardw	are	RESET input in standby mode	RESET input during operation
Program counter (PC) μPD75064 μPD75066 μPD75068		μPD75064	Contents of lower 4 bits of address 0000H in program memory are set to PC11 - 8, and that of 0001H are set to PC7 - 0.	Same operation as that in standby state
		'	Contents of lower 5 bits of address 0000H in program memory are set to PC12 - 8, and that of 0001H are set to PC7 - 0.	Same operation as that in standby state
PSW	Carry flag (0	:Y)	Retained	Undefined
	Skip flag (Sl	(0-2)	0	0
	Interrupt sta	tus flag (IST0)	0	0
	Bank enable flag (MBE)		The contents of bit 7 of address 0000H of the program memory is set to MBE.	Same operation as that in standby state
Stack poi	nter (SP)		Undefined	Undefined
Data mer	nory (RAM)		Retained <sup>Note</sup>	Undefined
	ourpose regist L, D, E, B, C)	er	Retained	Undefined
Bank sele	ction register	(MBS)	0	0
Basic inte	erval Count	er (BT)	Undefined	Undefined
timer	Mode	register (BTM)	0	0
Timer/ev	ent Count	er (T0)	0	0
counter	Modul	o register (TMOD0)	FFH	FFH
	Mode	register (TM0)	0	0
TOE0,		TOUT F/F	0, 0	0, 0
Watch tir	mer Mode	register (WM)	0	0

Note Data of address 0F8H to 0FDH of the data memory becomes undefined when the RESET signal is input.



Table 8-1. Status of All Hardware after Reset (2/2)

Hardware			RESET input in standby mode	RESET input during operation
Serial	Shift register	(SIO)	Retained	Undefined
interface	Operation mo	ode register (CSIM)	0	0
	SBI control re	egister (SBIC)	0	0
	Slave addres	s register (SVA)	Retained	Undefined
Clock genera- tor, Clock	Processor clo (PCC)	ck control register	0	0
output circuit	System clock (SCC)	control register	0	0
	Clock output (CLOM)	mode register	0	0
Interrupt function	Interrupt request flag	IRQ1, IRQ2, and IRQ4	Undefined	Undefined
	( IRQxxx )	Other than above	0	0
	Interrupt ena	ble flag (IE×××)	0	0
	Interrupt mas	ter enable flag	0	0
	INT0, 1, 2, mo		0, 0, 0	0, 0, 0
Digital port	Output buffer	-	Off	Off
	Output latch		Clear (0)	Clear (0)
	Input/output (PMGA, PMG	mode register B)	0	0
	Pull-up resistor specification register (POGA)		0	0
A/D converter	Mode registe	r (ADM)	04H	04H
	SA register (SA)		Undefined	Undefined
Bit sequential b	uffer (BSB0-BS	SB3)	Retained	Undefined



# 9. INSTRUCTION SET

## (1) Operand identifier and its descriptive method

The operands are described in the operand column of each instruction according to the descriptive method for the operand format of the appropriate instructions. Details should be followed by "RA75X Assembler Package User's Manual, Language." For descriptions in which alternatives exist, one element should be selected. Capital letters and plus and minus signs are keywords; therefore, they should be described as they are.

For immediate data, the appropriate numerical values or labels should be described.

Identifier	Description			
reg	X, A, B, C, D, E, H, L			
reg1	X, B, C, D, E, H, L			
rp	XA, BC, DE, HL			
rp1	BC, DE, HL			
rp2	BC, DE			
rpa	HL, DE, DL			
rpa1	DE, DL			
n4	4-bit immediate data or label			
n8	8-bit immediate data or label			
mem <sup>Note</sup>	8-bit immediate data or label			
bit	2-bit immediate data or label			
fmem	FB0H - FBFH, FF0H - FFFH immediate data or label			
pmem	FC0H - FFFH immediate data or label			
addr	μPD75064	0000H - 0FFFH immediate data or label		
	μPD75066	0000H - 177FH immediate data or label		
	μPD75068	0000H - 1F7FH immediate data or label		
caddr	12-bit immediate data or label			
faddr	11-bit immediate data or label			
taddr	20H - 7FH immediate data (however, bit 0 = 0) or label			
PORTn	PORTO - PORT6, PORT11			
IExxx	IEBT, IECSI, IET0, IE0, IE1, IE2, IE4, IEW			
MBn	MB0, MB1, MB15			

Note Only even address can be specified for mem when processing 8-bit data.

# (2) Symbol definitions in operation description

A : A register; 4-bit accumulator

B : B register
C : C register
D : D register
E : E register
H : H register
L : L register
X : X register

XA : Pair register (XA); 8-bit accumulator

BC : Pair register (BC)
DE : Pair register (DE)

HL: Pair register (HL)
PC: Program counter
SP: Stack pointer


CY : Carry flag; Bit accumulator
PSW : Program status word
MBE : Memory bank enable flag
PORTn : Port n (n = 0 to 6, 11)
IME : Interrupt master enable flag

IExxx : Interrupt enable flag

MBS : Memory bank selection registerPCC : Processor clock control register

. : Address bit delimiter
(xx) : Contents addressed by xx
xxH : Hexadecimal data

# (3) Symbols used for the addressing area column



Remarks 1. MB indicates the memory bank that can be accessed.

- 2. For \*2, MB = 0 regardless of MBE and MBS settings.
- 3. For \*4 and \*5, MB = 15 regardless of MBE and MBS.
- 4. For \*6 to \*10, each addressable area is indicated.



#### (4) Description of machine cycle column

S indicates the number of machine cycles necessary for skipping any skip instruction. The value of S changes as follows:

- When no skip is performed ······ S = 0
- When a 3-byte instruction (BR !addr Note , CALL !addr instruction) is skipped ......S = 2

**Note** BR !addr instruction is not provided in the  $\mu$ PD75064.

#### Caution The GETI instruction is skipped in one machine cycle.

One machine cycle is equivalent to one CPU clock  $\Phi$  cycle. Therefore, the length of the machine cycle can be selected from three different lengths by the PCC setting.

# ★ (5) Representative products listed in operation column

The products listed in the operation column ( $\mu$ PD75064, 75066, 75068) stand for the products listed below.

μPD75064	μPD75064, μPD75064(A)
μPD75066	μPD75066, μPD75066(A)
μPD75068	μPD75068, μPD75068(A)



Group	Mne- monic	Operand	Bytes	Ma- chine cycle	Operation	Address- ing area	Skip condition
Transfer MO	MOV	A, #n4	1	1	A ← n4		String A
		reg1, #n4	2	2	reg1 ← n4		
		XA, #n8	2	2	XA ← n8		String A
		HL, #n8	2	2	HL ← n8		String B
		rp2, #n8	2	2	rp2 ← n8		
		A, @HL	1	1	A ← (HL)	*1	
		A, @rpa1	1	1	A ← (rpa1)	*2	
		XA, @HL	2	2	XA ← (HL)	*1	
		@HL, A	1	1	(HL) ← A	*1	
		@HL, XA	2	2	(HL) ← XA	*1	
		A, mem	2	2	A ← (mem)	*3	
		XA, mem	2	2	XA ← (mem)	*3	
		mem, A	2	2	(mem) ← A	*3	
		mem, XA	2	2	(mem) ← XA	*3	
		A, reg	2	2	A ← reg		
		XA, rp	2	2	XA ← rp		
		reg1, A	2	2	reg1 ← A		
		rp1, XA	2	2	rp1 ← XA		
	хсн	A, @HL	1	1	$A \leftrightarrow (HL)$	*1	
		A, @rpa1	1	1	A ↔ (rpa1)	*2	
		XA, @HL	2	2	$XA \leftrightarrow (HL)$	*1	
		A, mem	2	2	$A \leftrightarrow (mem)$	*3	
		XA, mem	2	2	XA ↔ (mem)	*3	
		A, reg1	1	1	A ↔ reg1		
		XA, rp	2	2	XA ↔ rp		
Table	MOVT	XA, @PCDE	1	3	• μPD75064		
reference					XA ← (PC11-8 + DE)ROM		
					• μPD75066, 75068		
					XA ← (PC <sub>12-8</sub> + DE) <sub>ROM</sub>		
		XA, @PCXA	1	3	• μPD75064		
					XA ← (PC11-8 + XA)ROM		
					• μ <b>PD</b> 75066, 75068		
					XA ← (PC <sub>12-8</sub> + XA) <sub>ROM</sub>		
Arithme- tic	ADDS	A, #n4	1	1 + S	A ← A + n4		carry
		A, @HL	1	1 + S	A ← A + (HL)	*1	carry
	ADDC	A, @HL	1	1	$A, CY \leftarrow A + (HL) + CY$	*1	
	SUBS	A, @HL	1	1 + S	A ← A − (HL)	*1	borrow
	SUBC	A, @HL	1	1	A, CY ← A − (HL) − CY	*1	



Group	Mne- monic	Operand	Bytes	Ma- chine cycle	Operation	Address- ing area	Skip condition
Arithmetic	AND	A, #n4	2	2	A ← A ∧ n4		
_		A, @HL	1	1	$A \leftarrow A \wedge (HL)$	*1	
	OR	A, #n4	2	2	A ← A ∨ n4		
		A, @HL	1	1	$A \leftarrow A \lor (HL)$	*1	
	XOR	A, #n4	2	2	A ← A ∀ n4		
		A, @HL	1	1	A ← A ♥ (HL)	*1	
Accumulator	RORC	А	1	1	$CY \leftarrow A_0 ,  A_3 \leftarrow CY,  A_{n-1} \leftarrow A_n$		
manipulation	NOT	А	2	2	$A \leftarrow \overline{A}$		
Increment/	INCS	reg	1	1 + S	reg ← reg + 1		reg = 0
decrement		@HL	2	2 + S	(HL) ← (HL) + 1	*1	(HL) = 0
		mem	2	2 + S	(mem) ← (mem) + 1	*3	(mem) = 0
	DECS	reg	1	1 + S	reg ← reg – 1		reg = FH
Compari-	SKE	reg, #n4	2	2 + S	Skip if reg = n4		reg = n4
son		@HL, #n4	2	2 + S	Skip if (HL) = n4	*1	(HL) = n4
		A, @HL	1	1 + S	Skip if A = (HL)	*1	A = (HL)
		A, reg	2	2 + S	Skip if A = reg		A = reg
Carry	SET1	CY	1	1	CY ← 1		
flag	CLR1	CY	1	1	CY ← 0		
manipu- lation	SKT	CY	1	1 + S	Skip if CY = 1		CY = 1
1411011	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		
Memory	SET1	mem.bit	2	2	(mem.bit) ← 1	*3	
bit		fmem.bit	2	2	(fmem.bit) ← 1	*4	
manipu- lation		pmem.@L	2	2	(pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit(L <sub>1-0</sub> )) ← 1	*5	
1411011		@H+mem.bit	2	2	(H + mem₃-o.bit) ← 1	*1	
	CLR1	mem.bit	2	2	(mem.bit) ← 0	*3	
		fmem.bit	2	2	(fmem.bit) ← 0	*4	
		pmem.@L	2	2	(pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit(L <sub>1-0</sub> )) ← 0	*5	
		@H+mem.bit	2	2	(H + mem₃-o.bit) ← 0	*1	
	SKT	mem.bit	2	2 + S	Skip if (mem.bit) = 1	*3	(mem.bit) = 1
		fmem.bit	2	2 + S	Skip if (fmem.bit) = 1	*4	(fmem.bit) = 1
		pmem.@L	2	2 + S	Skip if (pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit(L <sub>1-0</sub> )) = 1	*5	(pmem.@L) = 1
		@H+mem.bit	2	2 + S	Skip if (H + mem3-0.bit) = 1	*1	(@H + mem.bit) =
	SKF	mem.bit	2	2 + S	Skip if (mem.bit) = 0	*3	(mem.bit) = 0
		fmem.bit	2	2 + S	Skip if (fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem.@L	2	2 + S	Skip if (pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit(L <sub>1-0</sub> )) = 0	*5	(pmem.@L) = 0
		@H+mem.bit	2	2 + S	Skip if (H + mem <sub>3-0</sub> .bit) = 0	*1	(@H + mem.bit) =
	SKTCLR	fmem.bit	2	2 + S	Skip if (fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
		pmem.@L	2	2 + S	Skip if (pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit(L <sub>1-0</sub> )) = 1 and clear	*5	(pmem.@L) =
		@H+mem.bit	2	2 + S	Skip if (H + mem <sub>3-0</sub> .bit) = 1 and clear	*1	(@H + mem.bit) =

Group	Mne- monic	Operand	Bytes	Ma- chine cycle	Operation	Address- ing area	Skip condition
Memory	AND1	CY, fmem.bit	2	2	$CY \leftarrow CY \land (fmem.bit)$	*4	
bit mani- pulation		CY, pmem.@L	2	2	$CY \leftarrow CY \land (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
pulation		CY, @H+mem.bit	2	2	CY ← CY ∧ (H + mem <sub>3-0</sub> .bit)	*1	
	OR1	CY, fmem.bit	2	2	$CY \leftarrow CY \lor (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \lor (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	CY ← CY ∨ (H + mem <sub>3-0</sub> .bit)	*1	
	XOR1	CY, fmem.bit	2	2	CY ← CY ♥ (fmem.bit)	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \forall (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	CY ← CY ∀ (H + mem <sub>3-0</sub> .bit)	*1	
Branch	BR	addr	_	_	<ul> <li>μPD75064</li> <li>PC<sub>11-0</sub> ← addr</li> <li>(Appropriate instructions are selected from BRCB !caddr, and BR \$addr by the assembler.)</li> </ul>	*6	
					• μPD75066, 75068  PC12-0 ← addr  (Appropriate instructions are selected from BR !addr, BRCB !caddr, and BR \$addr by the assembler.)		
		!addr Note	3	3	• μ <b>PD75066, 75068</b> PC <sub>12-0</sub> ← addr	*6	
		\$addr	1	2	<ul> <li>μPD75064 PC<sub>11-0</sub> ← addr</li> <li>μPD75066, 75068 PC<sub>12-0</sub> ← addr</li> </ul>	*7	
	BRCB	!caddr	2	2	<ul> <li>μPD75064 PC11-0 ← caddr11-0</li> <li>μPD75066, 75068 PC12-0 ← PC12 + caddr11-0</li> </ul>	*8	
Sub- routine stack control	CALL	!addr	3	3	• $\mu$ PD75064 (SP - 4)(SP - 1)(SP - 2) $\leftarrow$ PC <sub>11-0</sub> (SP - 3) $\leftarrow$ MBE, 0, 0, 0 PC <sub>11-0</sub> $\leftarrow$ addr, SP $\leftarrow$ SP - 4 • $\mu$ PD75066, 75068 (SP - 4)(SP - 1)(SP - 2) $\leftarrow$ PC <sub>11-0</sub> (SP-3) $\leftarrow$ MBE, 0, 0, PC <sub>12</sub> PC <sub>12-0</sub> $\leftarrow$ addr, SP $\leftarrow$ SP - 4	*6	

Note BR !addr instruction is not provided in the  $\mu$ PD75064.



Group	Mne- monic	Operand	Bytes	Ma- chine cycle	Operation	Address- ing area	Skip condition
Sub- routine stack control	CALLF	!faddr	2	2	• $\mu$ PD75064 (SP - 4)(SP - 1)(SP - 2) $\leftarrow$ PC <sub>11-0</sub> (SP-3) $\leftarrow$ MBE, 0, 0, 0 PC <sub>11-0</sub> $\leftarrow$ 00, faddr, SP $\leftarrow$ SP - 4	*9	
					• $\mu$ PD75066, 75068 (SP - 4)(SP - 1)(SP - 2) $\leftarrow$ PC <sub>11-0</sub> (SP-3) $\leftarrow$ MBE, 0, 0, PC <sub>12</sub> PC <sub>12-0</sub> $\leftarrow$ 00, faddr, SP $\leftarrow$ SP - 4		
	RET		1	3	• $\mu$ PD75064 MBE, 0, 0, 0 $\leftarrow$ (SP + 1) PC <sub>11-0</sub> $\leftarrow$ (SP)(SP + 3)(SP + 2) SP $\leftarrow$ SP + 4		
					• μPD75066, 75068 MBE, 0, 0, PC <sub>12</sub> ← (SP + 1) PC <sub>11-0</sub> ← (SP)(SP + 3)(SP + 2) SP ← SP + 4		
	RETS		1	3 + S	• $\mu$ PD75064 MBE, 0, 0, 0 $\leftarrow$ (SP + 1) PC <sub>11-0</sub> $\leftarrow$ (SP)(SP + 3)(SP + 2) SP $\leftarrow$ SP + 4, then skip unconditionally		Un- condi- tional
					• $\mu$ PD75066, 75068 MBE, 0, 0, PC <sub>12</sub> $\leftarrow$ (SP + 1) PC <sub>11-0</sub> $\leftarrow$ (SP)(SP + 3)(SP + 2) SP $\leftarrow$ SP + 4, then skip unconditionally		
	RETI		1	3	• $\mu$ PD75064 MBE, 0, 0, 0 $\leftarrow$ (SP + 1) PC <sub>11-0</sub> $\leftarrow$ (SP)(SP + 3)(SP + 2) PSW $\leftarrow$ (SP + 4)(SP + 5), SP $\leftarrow$ SP + 6		
					• μPD75066, 75068  MBE, 0, 0, PC <sub>12</sub> ← (SP + 1)  PC <sub>11-0</sub> ← (SP)(SP + 3)(SP + 2)  PSW ← (SP + 4)(SP + 5), SP ← SP + 6		
	PUSH	rp	1	1	$(SP - 1)(SP - 2) \leftarrow rp, SP \leftarrow SP - 2$		
		BS	2	2	$(SP-1) \leftarrow MBS, (SP-2) \leftarrow 0, SP \leftarrow SP-2$		
	POP	rp	1	1	$rp \leftarrow (SP + 1)(SP), SP \leftarrow SP + 2$		
		BS	2	2	$MBS \leftarrow (SP + 1),  SP \leftarrow SP + 2$		

Group	Mne- monic	Operand	Bytes	Ma- chine cycle	Operation	Address- ing area	Skip condition
Interrupt	EI		2	2	IME ← 1		
control		IExxx	2	2	IExxx ← 1		
	DI		2	2	IME ← 0		
		IExxx	2	2	IExxx ← 0		
Input/	IN	A, PORTn	2	2	$A \leftarrow PORTn$ (n = 0 - 6, 11)		
output		XA, PORTn	2	2	$XA \leftarrow PORTn+1, PORTn  (n = 4, 6)$		
	OUT	PORTn, A	2	2	$PORTn \leftarrow A$ $(n = 2 - 6)$		
		PORTn, XA	2	2	PORTn+1, PORTn $\leftarrow$ XA (n = 4, 6)		
CPU	HALT		2	2	Set HALT Mode (PCC.2 ← 1)		
control	STOP		2	2	Set STOP Mode (PCC.3 ← 1)		
	NOP		1	1	No Operation		
Special	SEL	MBn	2	2	MBS ← n (n = 0, 1, 15)		
	GETI	taddr	1	3	<ul> <li>μPD75064</li> <li>For the TBR instruction         PC11-0 ← (taddr)3-0 + (taddr + 1)</li> <li>For the TCALL instruction         (SP - 4)(SP - 1)(SP - 2) ← PC11-0         (SP - 3) ← MBE, 0, 0, 0         PC11-0 ← (taddr)3-0 + (taddr + 1)         SP ← SP - 4</li> <li>For other than the TBR and         TCALL instruction         (taddr) (taddr + 1) is executed.</li> <li>μPD75066, 75068</li> <li>For the TBR instruction         PC12-0 ← (taddr)4-0 + (taddr + 1)</li> <li>For the TCALL instruction         (SP - 4)(SP - 1)(SP - 2) ← PC11-0         (SP - 3) ← MBE, 0, 0, PC12         PC12-0 ← (taddr)4-0 + (taddr + 1)         SP ← SP - 4</li> <li>For other than the TBR and         TCALL instruction         (taddr) (taddr + 1) is executed.</li> </ul>	*10	Depends of the reference of the reference

Caution When executing the IN/OUT instruction, MBE must be set to 0, or MBE and MBS must be set to 1 and 15, respectively.



## **10. ELECTRICAL SPECIFICATIONS**

# Absolute Maximum Ratings (Ta = 25 °C)

Parameter	Symbol	Con	ditions		Ratings	Unit
Power supply voltage	$V_{DD}$				-0.3 to +7.0	V
	VI1	Except ports 4 and 5			-0.3 to V <sub>DD</sub> +0.3	V
Input voltage	Vı2	Danta A and E	On-chip	pull-up resistor	-0.3 to V <sub>DD</sub> +0.3	V
	V 12	Ports 4 and 5	Ports 4 and 5		-0.3 to +11	V
Output voltage	Vo				-0.3 to V <sub>DD</sub> +0.3	V
High level output current	Іон	Per pin		-10	mA	
current	ЮН	All output pins		-30	mA	
Low level output				Peak value	30	mA
current	Note	One pin of ports 0, 3,	, 4, and 5	rms value	15	mA
		0		Peak value	20	mA
	I <sub>OL</sub> Note	One pin of ports 2 and 6 rms value			5	mA
				Peak value	160	mA
		Total of ports 0, 3, 4	and 5	rms value	120	mA
		Tatal of name 2 and 6	•	Peak value	30	mA
		Total of ports 2 and 6	0	rms value	20	mA
Operating ambient temperature	Topt				-40 to +85	°C
Storage temperature	T <sub>stg</sub>				-65 to +150	°C

**Note** Rms value is calculated using the following expression: [rms value] = [peak value]  $\times \sqrt{\text{duty ratio}}$ 

Caution If any of the items exceeds the absolute maximum ratings, even momentarily, this may damage product quality. The absolute maximum ratings are values that may physically damage products. Be sure to use the products within the ratings.



Resonator	Recommended Constant	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	Vss X1 X2	Oscillation frequency (f <sub>x</sub> ) <sup>Note1</sup>	V <sub>DD</sub> = Oscilla- tion voltage range	1.0		5.0 Note3	MHz
	C1 C2	Oscillation stabilization time <sup>Note2</sup>				4	ms
	Vss X1 X2	Oscillation frequency (f <sub>x</sub> ) <sup>Note1</sup>		1.0	4.19	5.0 Note3	MHz
Crystal resonator	C1 C2	Oscillation	V <sub>DD</sub> = 4.5 to 6.0 V			10	ms
		stabilization time <sup>Note2</sup>				30	ms
	X1 X2	X1 input frequency (f <sub>x</sub> ) <sup>Note1</sup>		1.0		5.0 Note3	MHz
External clock	μPD74HCU04	X1 input high-/low-level width (txH, txL)		100		500	ns

- **Notes 1.** The oscillation frequency indicates characteristics of the oscillator only. For the instruction execution time, refer to the AC characteristics.
  - 2. The oscillation stabilization time is the required time for oscillation to stabilize after the voltage level of VDD reaches the MIN. value of the oscillation voltage range or releasing the STOP mode.
  - 3. When the oscillation frequency is "4.19 MHz < fx  $\leq$  5.0 MHz", selection of "PCC = 0011" with 1 machine cycle of less than 0.95  $\mu$ s for instruction execution time is not possible.

Caution If the main system clock oscillator is used, the wiring in the area indicated with broken lines in the recommended constant illustration should be routed observing the points described below to avoid influence of wiring capacitance, etc.

- · Route as short as possible.
- · Do not cross the wires.
- · Route the wires away from lines where changing high current flows.
- Make the connecting point of the capacitors in the oscillation circuit to have always the same potential as Vss. Do not route the connecting point to another ground pattern on the board where high current flows
- Do not use the oscillator as a signal source of other circuits.

Resonator	Recommended Constant	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal	Vss XT1 XT2	Oscillation frequency (fxт) <sup>Note1</sup>		32	32.768	50	kHz
			V <sub>DD</sub> = 4.5 to 6.0 V		1.0	2	s
	C3C4	Oscillation stabilization time <sup>Note2</sup>				10	s
	XT1 XT2	XT1 input frequency (fxt) <sup>Note1</sup>		32		100	kHz
External clock		XT1 input high-/ low-level width (txтн,txтL)	nigh-/		15	μs	

- **Notes 1**. The oscillation frequency indicates characteristics of the oscillator only. For the instruction execution time, refer to the AC characteristics.
  - 2. The oscillation stabilization time is the required time for oscillation to stabilize after the voltage level of VDD reaches the MIN. value of the oscillation voltage range.

Caution If the subsystem clock oscillator is used, the wiring in the area indicated with broken lines in the recommended constant illustration should be routed observing the points described below to avoid influence of wiring capacitance, etc.

- · Route as short as possible.
- · Do not cross the wires.
- Route the wires away from lines where changing high current flows.
- Make the connecting point of the capacitors in the oscillation circuit to have always the same potential as Vss. Do not route the connecting point to another ground pattern on the board where high current flows.
- Do not use the oscillator as a signal source of other circuits.

Especially when using the subsystem clock, be sure to design wiring so as to minimize noise. The subsystem clock oscillator uses a low-amplification circuit to minimize power dissipation. As a result, malfunctions due to noise are more liable to occur than with the main system clock oscillator.




### **Recommended Oscillator Constant**

Main system clock: Ceramic ( $T_a = -40 \text{ to } +85^{\circ}\text{C}$ )

Manufacturer	Part number	Frequency (MHz)	Recommended circuit constant  C1 (pF) C2 (pF)		Oscill voltage	ation e range	Remarks
		(101112)			MIN. (V)	MAX. (V)	
	KBR-2.0 MS	2.00	47	47	2.5		
	PBRC 2.00A	2.00	47	47	2.5		
KYOCERA	KBR-4.19 MSA	4.19	33	33		6.0	
KYOCENA	PBRC 4.19A	4.10	00	00	2.7	6.0	
	KBR-4.19 MKS	4.19	Internal	Internal	2.7		
	KBR-4.19 MWS	4.13	iliterilai	IIILEITIAI			
	CSB1000J <sup>Note</sup>	1.00	100	100	2.7		Rd = 5.6 kΩ
	CSA2.0MG040		100	100	2.8		
MURATA	CST2.0MGW093	2.00	Internal	Internal		6.0	
Manufacturing	CSAC2.0MGCME		15	15	2.7	0.0	Chip product
	CSA4.19MGU	4.19	30	30	2.7		
	CST4.19MGUW	4.19	Internal	Internal			

**Note** When the Murata's CSB1000J ceramic resonator (1.00 MHz) is used, the limiting resistor (Rd =  $5.6 \text{ k}\Omega$ ) is required (see figure below). When using other recommended resonators, the limiting resistor is not required.

## Example of Recommended Main System Clock Circuit (when using CSB1000J of Murata)



## Main System Clock: XTAL

Manufacturer	Part number	Frequency		mended constant		lation e range	Remarks	
		(MHz)	C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	Remarks $(T_a = -40 \text{ to } +85^{\circ}\text{C})$	
		2.00			2.8			
DAISINKU	HC-49/U	4.19	8	8	2.7	6.0		
		5.00			,			
KINSEKI	HC-49/U	2.00	22	22	3.1	6.0	(T <sub>a</sub> = -40 to +85°C)	
	110-49/0	4.19		22	3.2	0.0		



# DC Characteristics (T<sub>a</sub> = -40 to +85 $^{\circ}$ C, V<sub>DD</sub> = 2.7 to 6.0 V)

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
High-level input	V <sub>IH1</sub>	Ports 2, 3, and 11		0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
voltage	V <sub>IH2</sub>	Ports 0,1,6, RESET		0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
	.,		On-chip pull-up resistor	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH3</sub>	Ports 4 and 5	N-ch open-drain	0.7 V <sub>DD</sub>		10	V
	V <sub>IH4</sub>	X1, X2, XT1, XT2		V <sub>DD</sub> -0.5		V <sub>DD</sub>	V
Low-level input	V <sub>IL1</sub>	Ports 2 through 5 an	d 11	0		0.3 V <sub>DD</sub>	V
voltage	V <sub>IL2</sub>	Ports 0, 1, 6, RESET		0		0.2 V <sub>DD</sub>	V
	V <sub>IL3</sub>	X1, X2, XT1, XT2		0		0.4	V
High-level output	Vон	V <sub>DD</sub> = 4.5 to 6.0 V , lo	ын = −1 mA	V <sub>DD</sub> -1.0			V
voltage		Іон = -100 μΑ		V <sub>DD</sub> -0.5			V
Low-level output voltage	Vol. Ports 4 and 5		V <sub>DD</sub> = 4.5 to 6.0 V I <sub>OL</sub> = 15 mA		0.7	2.0	V
		Port 3	V <sub>DD</sub> = 4.5 to 6.0 V I <sub>OL</sub> = 15 mA		0.3	2.0	V
		V <sub>DD</sub> = 4.5 to 6.0 V , lo	oL = 1.6 mA			0.4	V
		Ιοι = 400 μΑ			0.5	V	
		SB0, SB1	N-ch open-drain pull-up resistor $\geq$ 1 k $\Omega$			0.2 V <sub>DD</sub>	V
High-level input	Ілін1		Other than pins below			3	μΑ
leakage current	ILIH2	VI = VDD	X1, X2, XT1, XT2			20	μΑ
	Інз	Vı = 10 V	Ports 4 and 5 (N-ch open-drain)			20	μΑ
Low-level input	ILIL1		Other than pins below			-3	μΑ
leakage current	I <sub>LIL2</sub>	- V <sub>I</sub> = 0 V	X1, X2, XT1, XT2			-20	μΑ
High-level output	Ігон1	Vo = VDD				3	μΑ
leakage current	Ісон2	Vo = 10 V	Ports 4 and 5 (N-ch open-drain)			20	μΑ
Low-level output leakage current	Ігог	Vo = 0 V				-3	μΑ
On-chip pull-up	D.	P01, 02, 03,	V <sub>DD</sub> = 5.0 V ±10 %	15	40	80	kΩ
resistor	R <sub>U1</sub>	Ports 1, 2, 3 and 6 V <sub>I</sub> = 0 V	V <sub>DD</sub> = 3.0 V ±10 %	30		300	kΩ
		Ports 4 and 5	V <sub>DD</sub> = 5.0 V ±10 %	15	40	70	kΩ
	R <sub>U2</sub>	Vo = VDD - 2.0 V	V <sub>DD</sub> = 3.0 V ±10 %	10		60	kΩ

(Cont.)



## DC Characteristics ( $T_a = -40 \text{ to } +85 \,^{\circ}\text{C}$ , $V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$ )

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current Note1	Iddi		V <sub>DD</sub> = 5	$V_{DD} = 5.0 \text{ V} \pm 10 \% \text{ Note}^3$			2.0	6.0	mA
	וטטו	4.19 MHz Note <sup>2</sup>	V <sub>DD</sub> = 3	.0 V ±	10 % Note <sup>4</sup>		0.2	0.6	mA
	I <sub>DD2</sub>	crystal oscillation C1 = C2 = 22 pF	HALT   V <sub>DD</sub> = 5.0 V ±10 %			400	1200	μΑ	
			mode	V <sub>DD</sub>	= 3.0 V ±10 %		120	400	μΑ
	IDD3		$V_{DD} = 3.0 \text{ V} \pm 10 \%$				10	30	μΑ
	I <sub>DD4</sub>	32.768 kHz Note <sup>5</sup> crystal oscillation	HALT mode	1			5	15	μΑ
	I <sub>DD5</sub>	XT1 = 0 V	V <sub>DD</sub> = 5	.0 V ±	10 %		0.5	20	μΑ
		STOP mode	$V_{DD} = 3.0 \text{ V} \pm 10 \text{ \%}$ $T_a = 25 ^{\circ}\text{C}$				0.1	10	μΑ
					T <sub>a</sub> = 25 °C		0.1	5	μΑ

Notes 1. Current which flows in the on-chip pull-up resistor is not included.

- 2. Including oscillation of the subsystem clock.
- **3.** When the processor clock control register (PCC) is set to 0011 and the device is operated in the high-speed mode.
- 4. When PCC is set to 0000 and the device is operated in the low-speed mode.
- **5.** When the system clock control register (SCC) is set to 1001 and the device is operated on the subsystem clock, with main system clock oscillation stopped.

## Capacitance ( $T_a = 25$ °C, $V_{DD} = 0$ V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	f = 1 MHz Unmeasured pins returned to 0 V.			15	pF
Output capacitance	Со	Onnicusured pins returned to 0 v.			15	pF
I/O capacitance	Сю				15	pF

### AC Characteristics ( $T_a = -40$ to +85 °C, $V_{DD} = 2.7$ to 6.0 V)

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
CPU clock		Operating on main	V <sub>DD</sub> = 4.5 to 6.0 V	0.95		64	μs
cycle time Note 1 ( minimum	tcy	system clock		3.8		64	μs
instruction execution time = 1 machine cycle)		Operating on subsys	Operating on subsystem clock		122	125	μs
TI0 input	fτι	V <sub>DD</sub> = 4.5 to 6.0 V	V <sub>DD</sub> = 4.5 to 6.0 V			1	MHz
frequency	ITI			0		275	kHz
TI0 input high and low level width	tтıн,	V <sub>DD</sub> = 4.5 to 6.0 V		0.48			μs
low level width	<b>t</b> TIL			1.8			μs
Interrupt input high and low level width		INT0		Note2			μs
and low level width	tinth,		INT1, INT2, INT4				μs
		KR0 to KR3		10			μs
RESET low level width	trsl						μs

Notes 1. The cycle time (minimum instruction execution time) of the CPU clock (Φ) is determined by the oscillation frequency of the connected resonator, the system clock control register (SCC), and the processor clock control register (PCC). The figure at the right indicates the cycle time tcγ versus supply voltage VDD characteristic with the main system clock operating.

2. 2tcy or 128/fx is set by setting the interrupt mode register (IM0).





## **Serial Transfer Operation**

# 2-Wire and 3-Wire Serial I/O Modes (SCK ... Internal clock output)

Parameter	Symbol	Со	nditions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tkcy1	V <sub>DD</sub> = 4.5 to 6.0 V		1600			ns
	LKCY1			3800			ns
SCK high- and low-	<b>t</b> KL1	V <sub>DD</sub> = 4.5 to 6.0 V		tксү1/2-50			ns
level width	<b>t</b> кн1						ns
SI setup time (to SCK↑)	tsıĸı			150			ns
SI hold time (from SCK1)	tksi1						ns
SO output delay time	tkso1	$R_L = 1 k\Omega$ ,	V <sub>DD</sub> = 4.5 to 6.0 V	0		250	ns
from SCK	LNSUT	C <sub>L</sub> = 100 pF Note		0		1000	ns

# 2-Wire and 3-Wire Serial I/O Modes (SCK ... External clock input)

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
SCK cycle time		V <sub>DD</sub> = 4.5 to 6.0 V		800			ns
	tKCY2			3200			ns
SCK high- and low-	tĸL2	V <sub>DD</sub> = 4.5 to 6.0 V		400			ns
level width	tĸн2						ns
SI setup time (to SCK1)	tsık2			100			ns
SI hold time (from SCK ↑)	tksi2						ns
SO output	*****	$R_L = 1 k\Omega$ ,	V <sub>DD</sub> = 4.5 to 6.0 V	0		300	ns
delay <u>tim</u> e from SCK↓	tkso2	C <sub>L</sub> = 100 pF Note		0		1000	ns

Note RL and CL are load resistance and load capacitance of the SO output line, respectively.



# SBI Mode (SCK ... Internal clock output (Master))

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
SCK cycle time	•	V <sub>DD</sub> = 4.5 to 6.0 V		1600			ns
	tксүз			3800			ns
SCK high- and low-level	tкıз	V <sub>DD</sub> = 4.5 to 6.0 V		tксүз/2-50			ns
width	tкнз			tксүз/2-150			ns
SB0, 1 setup time (to SCK ↑)	<b>t</b> sık3						ns
SB0, 1 hold time (from SCK ↑)	<b>t</b> ksı3			tксүз/2			ns
SB0, 1 output		R <sub>L</sub> = 1 kΩ,	V <sub>DD</sub> = 4.5 to 6.0 V	0		250	ns
delay time from SCK ↓	tkso3	CL = 100 pF Note		0		1000	ns
SB0, 1 ↓ from SCK ↑	tкsв			tксүз			ns
SCK ↓ from SB0, 1 ↓	tsвк			tксүз			ns
SB0, 1 low-level width	<b>t</b> sbl			tксүз			ns
SB0, 1 high-level width	tsвн			tксүз			ns

# SBI Mode (SCK ... External clock input (Slave))

Parameter	Symbol	Col	nditions	MIN.	TYP.	MAX.	Unit
SCK cycle time	4	V <sub>DD</sub> = 4.5 to 6.0 V		800			ns
	tkcy4			3200			ns
SCK high- and low-level	<b>t</b> KL4	V <sub>DD</sub> = 4.5 to 6.0 V		400			ns
width	<b>t</b> кн4			1600			ns
SB0, 1 setup time (to SCK ↑)	tsik4			100			ns
SB0, 1 hold time (from SCK ↑)	tksi4			tксү4/2			ns
SB0, 1 output	•	R <sub>L</sub> = 1 kΩ,	V <sub>DD</sub> = 4.5 to 6.0 V	0		300	ns
delay time from SCK ↓	tkso4	CL = 100 pF Note		0		1000	ns
SB0, 1 ↓ from SCK ↑	tкsв			tkcy4			ns
SCK ↓ from SB0, 1 ↑	tsвк			tkcy4			ns
SB0, 1 low-level width	<b>t</b> sbl			tkcy4			ns
SB0, 1 high-level width	tsвн			tKCY4			ns

Note RL and CL are load resistance and load capacitance, respectively, for the SB0 and SB1 output lines.




A/D Converter ( $T_a = -40$  to +85 °C,  $V_{DD} = 2.7$  to 6.0 V,  $AV_{SS} = V_{SS} = 0$  V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Resolution				8	8	8	bit
Absolute accuracy Note1		$2.5 \text{ V} \leq \text{AV}_{\text{REF}} \leq \text{V}_{\text{DD}}^{\text{Note2}}$	-10 ≤ T <sub>a</sub> ≤ +85 °C			±1.5	LSB
accuracy *****		2.5 V ≤ AVREF ≤ VDD	$-40 \le T_a < -10 ^{\circ}C$			±2.0	LSB
Conversion time <sup>Note3</sup>	tconv					168/fx	μs
Sampling time <sup>Note4</sup>	<b>t</b> SAMP					44/fx	μs
Reference input voltage	AVREF			2.5		V <sub>DD</sub>	V
Analog input voltage	VIAN			AVss		AVREF	V
Analog input impedance	RAN				1000		ΜΩ
AVREF current	Alref				0.7	2.0	mA

#### **Notes 1.** Absolute accuracy excluding quantization error ( $\pm 1/2$ LSB)

2. ADM1 should be set according to the A/D converter reference voltage (AVREF) as follows: When the AVREF is between 0.6VDD and 0.65VDD, either 1 or 0 can be set.





- 3. The time from conversion start instruction execution to conversion end (EOC=1) (40.1  $\mu$ s : at fx = 4.19 MHz)
- 4. The time from conversion start instruction execution to sampling end (10.5  $\mu$ s : at fx = 4.19 MHz)

# AC Timing Test Points (excluding X1 and XT1 inputs):




# **Clock Timings:**






# TI0 Timings:






# **Serial Transfer Timing**

# 3-wire serial I/O mode:




## 2-wire serial I/O mode:




# **Serial Transfer Timing**


# Bus release signal transfer:




## Command signal transfer:



## **Interrupt Input Timing**



# **RESET** Input Timing






### Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (Ta = -40 to +85 °C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		2.0		6.0	V
Data retention supply current Note1	IDDDR	VDDDR = 2.0 V		0.1	10	μΑ
Release signal setting time	<b>t</b> srel		0			μs
Oscillation stabilization wait time Note2	<b></b>	Release by RESET		2 <sup>17</sup> /fx		ms
wait time	twait	Release by interrupt request		Note3		ms


- Notes 1. Current which flows in the on-chip pull-up resistor is not included.
  - 2. The oscillation stabilization wait time is the time during which the CPU operation is stopped to prevent unstable operation at the oscillation start.
  - 3. Depends on the basic interval timer mode register (BTM) settings (See the table below).

ВТМ3	BTM2	BTM1	ВТМ0	$Wait Time \\ (Figures in parentheses are for operation at fx = 4.19 MHz)$
_	0	0	0	2 <sup>20</sup> /fx (approx. 250 ms)
_	0	1	1	2 <sup>17</sup> /fx (approx. 31.3 ms)
_	1	0	1	2 <sup>15</sup> /fx (approx. 7.82 ms)
_	1	1	1	2 <sup>13</sup> /fx (approx. 1.95 ms)

## Data Retention Timing (STOP mode release by RESET)





### Data Retention Timing (Standby release signal: STOP mode release by interrupt signal)






## 11. CHARACTERISTIC CURVES (FOR REFERENCE ONLY)







### IDD vs VDD (Main system clock: 2.0-MHz crystal resonator)





## IDD vs VDD (Main system clock: 4.19-MHz ceramic resonator)



#### IDD vs VDD (Main system clock: 2.0-MHz ceramic resonator)










## 12. PACKAGE DRAWINGS

# 42PIN PLASTIC SHRINK DIP (600 mil)







#### **NOTES**


- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
Α	39.13 MAX.	1.541 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	0.020 <sup>+0.004</sup> -0.005
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
М	0.25 <sup>+0.10</sup> -0.05	0.010+0.004
N	0.17	0.007
R	0~15°	0~15°
		D 400 =0 000 4 4

P42C-70-600A-1

★ Remark The outline dimensions and materials of ES versions are the same as for mass-produced versions.

### 44 PIN PLASTIC QFP (□10)



P44GB-80-3B4-2

### NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
А	13.6±0.4	0.535 <sup>+0.017</sup> <sub>-0.016</sub>
В	10.0±0.2	0.394 <sup>+0.008</sup> <sub>-0.009</sub>
С	10.0±0.2	0.394 <sup>+0.008</sup> <sub>-0.009</sub>
D	13.6±0.4	$0.535^{+0.017}_{-0.016}$
F	1.0	0.039
G	1.0	0.039
Н	0.35±0.10	0.014 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071+0.008
L	0.8±0.2	0.031+0.009
М	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.12	0.005
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

Remark The outline dimensions and materials of ES versions are the same as for mass-produced versions.



#### **★ 13. RECOMMENDED SOLDERING CONDITIONS**

Solder the  $\mu$ PD75064, 75066, 75068 under the soldering conditions indicated below.

For further information on the recommended soldering conditions, refer to information document "SEMI-

# CONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL (IEI-1207)".

For soldering methods and conditions other than those of recommended, consult NEC.

Table 13-1. Soldering Conditions for Surface Mounting Devices

```
\muPD75064GB-××-3B4 : 44-pin plastic QFP (10 x 10 mm) \muPD75066GB-××-3B4 : 44-pin plastic QFP (10 x 10 mm) \muPD75068GB-××-3B4 : 44-pin plastic QFP (10 x 10 mm) \muPD75064GB(A)-××-3B4 : 44-pin plastic QFP (10 x 10 mm) \muPD75066GB(A)-××-3B4 : 44-pin plastic QFP (10 x 10 mm) \muPD75068GB(A)-××-3B4 : 44-pin plastic QFP (10 x 10 mm)
```

Soldering method	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C, Time: 30 seconds max. (210 °C min.), Number of reflow processes: 2 or less <note> (1) Start second reflow after the device temperature, which rose because of the first reflow, has dropped to the normal level. (2) Do not clean the flux with water after the first reflow.</note>	IR35-00-2
VPS	Peak temperature of package surface: 215 °C, Time: 40 seconds max. (200 °C min.), Number of reflow processes: 2 or less <note> (1) Start second reflow after the device temperature, which rose because of the first reflow, has dropped to the normal level. (2) Do not clean the flux with water after the first reflow.</note>	VP15-00-2
Wave soldering	Solder temperature: 260 °C max., Time: 10 seconds max., Number of reflow processes: 1  Preheating temperature: 120 °C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300 °C max., Time: 3 seconds max., (per one side of device)	_

Caution Do not apply two or more soldering methods (except partial heating method) to the same device.



Table 13-2. Soldering Conditions for Through-Hole Type Devices

 $\mu$ PD75064CU-xxx: 42-pin plastic shrink DIP (600 mil)  $\mu$ PD75066CU-xxx: 42-pin plastic shrink DIP (600 mil)  $\mu$ PD75068CU-xxx: 42-pin plastic shrink DIP (600 mil)  $\mu$ PD75064CU(A)-xxx: 42-pin plastic shrink DIP (600 mil)  $\mu$ PD75066CU(A)-xxx: 42-pin plastic shrink DIP (600 mil)  $\mu$ PD75068CU(A)-xxx: 42-pin plastic shrink DIP (600 mil)

Soldering method	Soldering conditions
Wave soldering (Only leads)	Soldering bath temperature: 260 °C max., Time: 10 seconds max.
Partial heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per pin)

Caution Solder only the leads by means of wave soldering , and exercise care that the jetted solder does not come in contact with the package.



### APPENDIX A. DEVELOPMENT TOOLS

The following development tools are provided for the development of a system which employs the  $\mu$ PD75064, 75066, 75068, 75064(A), 75066(A), 75068(A).

Hardware	IE-75000-R Note1		In-circuit emulator for 75X series
	IE-75001-R IE-75000-R-EM Note2		
			Emulation board for IE-75000-R or IE-75001-R
	EP-75068CU-R		Emulation probe for all shrink DIP versions of this series
	EP-75068GE	B-R EV-9200G-44	Emulation probe for all QFP versions of this series. A 44-pin conversion socket EV-9200G-44 is contained in this product.
	PG-1500		PROM programming equipment
	PA-75P008CU		An adapter for connecting the PG-1500 to the $\mu$ PD75P068CU/GB.
Software	re IE control program		Host machines:
	PG-1500 controller		PC-9800 series (MS-DOS™ Ver. 3.30 to Ver. 5.00A Note3)
	RA75X relocatable assembler		IBM PC/AT™ (refer to <b>OS for IBM PC</b> )

Notes 1. Available for maintenance only

- 2. The IE-75000-R-EM is not installed in the IE-75001-R.
- 3. Ver. 5.00/5.00A has the task swap function, but it cannot be used with this software.

#### **★** OS for IBM PC

The following products are supported as OS for IBM PCs.

os	Version
PC DOS™	Ver. 5.02 to Ver. 6.1
MS-DOS	Ver. 3.30 to Ver. 5.00 Note1, 5.0/V Note2
IBM DOS™	J5.02/V Note2

Notes 1. Ver. 5.0 and later have the task swap function, but it cannot be used with this software.

2. Only the English mode is supported.

Remark For development tools supplied by third-party manufacturers, refer to 75X Series Selection Guide (IF-1027).



### APPENDIX B. RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

#### Documents related to device

Document	
User's Manual	IEU-1366
Instruction Quick Reference	_
Application Note	
75X Series Selection Guide	IF-1027

### Documents related to development tool

Document			Doc. No.	
Hardware	IE-75000-R/IE-75001-R User's Manual			
	IE-75000-R-EM User's Manual			
	EP-75068CU-R User's Manual			
	EP-75068GB-R User's Manual			
	PG-1500 User's Manual		EEU-1335	
Software	RA75X Assembler Package User's Manual	Operation	EEU-1346	
		Language	EEU-1363	
	PG-1500 Controller User's Manual		EEU-1291	

#### Other related documents

Document	
Package Manual	
Semiconductor Device Mounting Technology Manual	
Quality Grades on NEC Semiconductor Devices	
NEC Semiconductor Device Reliability/Quality Control System	
Electrostatic Discharge (ESD) Test	
Guide to Quality Assurance for Semiconductor Devices	
Microcomputer-Related Product Guide - Third Party Products	

Caution The contents of the documents listed above are subject to change without prior notice to users.

Make sure to use the latest edition when starting design.



[MEMO]

## **NOTES FOR CMOS DEVICES**

# 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

# **(2) HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## **③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

M4 92.6

MS-DOS is a trademark of Microsoft Corporation.

IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corporation.