

# MOS INTEGRATED CIRCUIT $\mu$ PD16647

# 402/384-OUTPUT TFT-LCD SOURCE DRIVER (64 GRAY SCALE)

## **DESCRIPTION**

The  $\mu$  PD16647 is a source driver for TFT-LCD 64 gray scale displays. Its logic circuit operates at 3.3 V and the driver circuit operates at 5.0 V. The input data is digital data at 6 bits x 3 dots, and 260,000 colors can be displayed in 64-value outputs  $\gamma$ -corrected by the internal D/A converter and 10 external power supplies. The clock frequency is 50 MHz MIN.  $\mu$  PD16647 can be used in TFT-LCD panels conforming to the SVGA standards.

## **FEATURES**

- CMOS level input
- 402/384 outputs
- 6 bits (gray scale data) x 3 dots input
- 64-value output by 10 external power supplies and internal D/A converter
- Output dynamic range: Vss2 + 0.1 V to VDD2 0.1 V
- High-speed data transfer: fMAX =50 MHz MIN.(internal data transfer rate at supply voltage VDD1 of logic circuit =3.0 V)
- ullet Level of  $\gamma$ -corrected power supply can be inverted
- Input data inversion function (INV)
- Precharge-less output buffer
- Logic supply voltage (V<sub>DD1</sub>) : 3.3 V  $\pm$  0.3 V
- Driver supply voltage (VDD2) : 5.0 V  $\pm$  0.5 V
- Slim TCP

# **ORDERING INFORMATION**


Part Number	Package
μ PD16647N-xxx	TCP (TAB package)

**Remark** The TCP package is a custom-ordered item. Users are requested to consult with an NEC sales representative.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


# 1. BLOCK DIAGRAM



Remark /xxx indicates active low signal.



# 2. PIN CONFIGURATION ( $\mu$ PD16647N-xxx)



Remark This figure does not specify the TCP package.



## 3. PIN DESCRIPTION

Pin Symbol	Pin Name	Description
S <sub>1</sub> to S <sub>402/384</sub>	Driver output	Output 64 gray-scale analog voltages converted from digital signals.
		Osel = H or open: 402 outputs (S <sub>1</sub> to S <sub>402/384</sub> )
		Osel = L: 384 outputs (S1 to S192, S211/193 to S402/384)
		S <sub>193</sub> to S <sub>210</sub> outputs are invalid in 384 outputs.
D <sub>00</sub> to D <sub>05</sub>	Display data input	Inputs 18-bit-wide display gray scale data (6 bits) x 3 dots (RGB).
D <sub>10</sub> to D <sub>15</sub>		Dx0 : LSB, Dx5 : MSB
D <sub>20</sub> to D <sub>25</sub>		
R,/L	Shift direction select input	This pin inputs/outputs start pulses in cascade mode.
		Shift direction of shift register is as follows:
		$R,/L = H : STHR input, S_1 \rightarrow S_{402}, STHL output$
		R,/L = L : STHL input, $S402 \rightarrow S1$ , STHR output
STHR	Right shift start pulse I/O	R,/L = H : Inputs start pulse
		R,/L = L : Outputs start pulse
STHL	Left shift start pulse I/O	R/L = H : Outputs start pulse
		R/L = L : Inputs start pulse
Bcont	Bias control	This pin can be used to finely control the bias current inside the output
		amplifier. In cases when fine-control is necessary, connect this pin to V <sub>DD2</sub>
		using a resistor of 10 to $100k\Omega$ (per IC). When this fine-control function is
		not required, short-circuit this pin to V <sub>DD2</sub> . Refer to <b>7. Bias Current Control</b>
		Function/Bcont.
CLK	Shift clock input	Inputs shift clock to shift register. Display data is loaded to data register at
		rising edge of this pin. Start pulse output goes high at rising edge of 134th
		clock after start pulse has been input, and serves as start pulse to driver in
		next stage. 134th clock of driver in first stage serves as start pulse of driver
		in next stage.
STB	Latch input	Contents of data register are latched at rising edge, transferred to D/A
		converter, and output as analog voltage corresponding to display data.
		Contents of internal shift register are cleared after STB has been input. One
		pulse of this signal is input when $\mu\mathrm{PD16647}$ is started, and then device
		operates normally.
		For STB input timing, refer to 9. Switching Characteristics Waveform.
Osel	Selection of number of outputs	Selects number of outputs. This pin is internally pulled up to VDD1.
		Osel = H or open : 402 outputs (S <sub>1</sub> to S <sub>402/384</sub> )
		Osel = L : 384 outputs (S <sub>1</sub> to S <sub>192</sub> , S <sub>211/193</sub> to S <sub>402/384</sub> )
Vo to V9	γ-corrected power supply	Inputs $\gamma$ -corrected power from external source.
		$V_{SS2} \leq V_9 \leq V_8 \leq V_7 \leq V_6 \leq V_5 \leq V_4 \leq V_3 \leq V_2 \leq V_1 \leq V_0 \leq V_{DD2} \text{ or }$
		$V_{SS2} \leq V_0 \leq V_1 \leq V_2 \leq V_3 \leq V_4 \leq V_5 \leq V_6 \leq V_7 \leq V_8 \leq V_9 \leq V_{DD2}$
		Maintain gray scale power supply during gray scale voltage output.
INV	Data inversion input	Input data can be inverted when display data is loaded.
		INV = H : Inverts and loads input data.
		INV = L : Does not invert input data.
V <sub>DD1</sub>	Logic circuit power supply	3.3 V ± 0.3 V
V <sub>DD2</sub>	Driver circuit power supply	5.0 V ± 0.5 V
Vss1	Logic ground	Ground
Vss2	Driver ground	Ground

Caution Be sure to turn on power in the order V<sub>DD1</sub>, logic input, V<sub>DD2</sub>, and gray scale power (V<sub>0</sub> to V<sub>9</sub>), and turn off power in the reverse order, to prevent the μ PD16647 from being damaged by latchup. Be sure to observe this power sequence even during a transition period.



#### 4. RELATION BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The 10 major points on the  $\gamma$ -characteristic curve of the LCD panel are arbitrarily set by external power supplies V<sub>0</sub> through V<sub>9</sub>. If the display data is 00H or 3FH, gray scale voltage V<sub>0</sub> or V<sub>9</sub> is output. If the display data is in the range 01H to 3EH, the high-order 3 bits select an external power pair V<sub>n+1</sub>, V<sub>n</sub>. The low-order 3 bits evenly divide the range of V<sub>n+1</sub> to V<sub>n</sub> into eight segments by means of D/A conversion (however, the ranges from V<sub>8</sub> to V<sub>7</sub> and from V<sub>1</sub> to V<sub>0</sub> are divided into seven segments) to output a 64 gray scale voltage.




Figure 4-1. Relationship between Input Data and  $\gamma$ -corrected Voltage




Table 4–1. Relationship between Input Data and Output Voltage

Input Data	D <sub>X5</sub>	D <sub>X4</sub>	D <sub>X3</sub>	D <sub>X2</sub>	D <sub>X1</sub>	$D_{X0}$	Output Voltage
00H	0	0	0	0	0	0	V <sub>0</sub>
01H	0	0	0	0	0	1	$V_1 + (V_0 - V_1) \times 6/7$
02H	0	0	0	0	1	0	$V_1 + (V_0 - V_1) \times 5/7$
03H	0	0	0	0	1	1	$V_1 + (V_0 - V_1) \times 4/7$
04H	0	0	0	1	0	0	$V_1 + (V_0 - V_1) \times 3/7$
05H	0	0	0	1	0	1	$V_1 + (V_0 - V_1) \times 2/7$
06H	0	0	0	1	1	0	$V_1 + (V_0 - V_1) \times 1/7$
07H	0	0	0	1	1	1	V <sub>1</sub>
08H	0	0	1	0	0	0	$V_2 + (V_1 - V_2) \times 7/8$
09H	0	0	1	0	0	1	$V_2 + (V_1 - V_2) \times 6/8$ $V_2 + (V_1 - V_2) \times 5/8$
0AH 0BH	0	0	1	0	1	0 1	$V_2 + (V_1 - V_2) \times 3/8$ $V_2 + (V_1 - V_2) \times 4/8$
0CH	0	0	1	1	0	0	$V_2 + (V_1 - V_2) \times 3/8$
0DH	0	0	1	1	0	1	$V_2 + (V_1 - V_2) \times 2/8$
0EH	0	0	1	1	1	0	$V_2 + (V_1 - V_2) \times 1/8$
0FH	0	0	1	1	1	1	V <sub>2</sub>
10H	0	1	0	0	0	0	V <sub>3</sub> + (V <sub>2</sub> – V <sub>3</sub> ) × 7/8
11H	0	1	0	0	0	1	$V_3 + (V_2 - V_3) \times 6/8$
12H	0	1	0	0	1	0	V <sub>3</sub> + (V <sub>2</sub> - V <sub>3</sub> ) × 5/8
13H	0	1	0	0	1	1	V <sub>3</sub> + (V <sub>2</sub> - V <sub>3</sub> ) × 4/8
14H	0	1	0	1	0	0	$V_3 + (V_2 - V_3) \times 3/8$
15H	0	1	0	1	0	1	$V_3 + (V_2 - V_3) \times 2/8$
16H	0	1	0	1	1	0	$V_3 + (V_2 - V_3) \times 1/8$
17H	0	1	0	1	1	1	V <sub>3</sub>
18H	0	1	1	0	0	0	$V_4 + (V_3 - V_4) \times 7/8$
19H	0	1	1	0	0	1	$V_4 + (V_3 - V_4) \times 6/8$
1AH	0	1	1	0	1	0	$V_4 + (V_3 - V_4) \times 5/8$
1BH	0	1	1	0	1	1	$V_4 + (V_3 - V_4) \times 4/8$
1CH	0	1	1	1	0	0	$V_4 + (V_3 - V_4) \times 3/8$
1DH	0	1	1	1	0	1	$V_4 + (V_3 - V_4) \times 2/8$
1EH	0	1	1	1	1	0	$V_4 + (V_3 - V_4) \times 1/8$
1FH	0	1	1	1	1	1	V <sub>4</sub>
20H	1	0	0	0	0	0	$V_5 + (V_4 - V_5) \times 7/8$ $V_5 + (V_4 - V_5) \times 6/8$
21H 22H	1	0	0	0	0	0	$V_5 + (V_4 - V_5) \times 5/8$
23H	1	0	0	0	1	1	$V_5 + (V_4 - V_5) \times 3/8$ $V_5 + (V_4 - V_5) \times 4/8$
24H	1	0	0	1	0	0	$V_5 + (V_4 - V_5) \times \frac{4}{3}$ $V_5 + (V_4 - V_5) \times \frac{3}{8}$
25H	1	0	0	1	0	1	$V_5 + (V_4 - V_5) \times 2/8$
26H	1	0	0	1	1	0	$V_5 + (V_4 - V_5) \times 1/8$
27H	1	0	0	1	1	1	V <sub>5</sub>
28H	1	0	1	0	0	0	V <sub>6</sub> + (V <sub>5</sub> – V <sub>6</sub> ) × 7/8
29H	1	0	1	0	0	1	V <sub>6</sub> + (V <sub>5</sub> – V <sub>6</sub> ) × 6/8
2AH	1	0	1	0	1	0	$V_6 + (V_5 - V_6) \times 5/8$
2BH	1	0	1	0	1	1	$V_6 + (V_5 - V_6) \times 4/8$
2CH	1	0	1	1	0	0	$V_6 + (V_5 - V_6) \times 3/8$
2DH	1	0	1	1	0	1	V <sub>6</sub> + (V <sub>5</sub> - V <sub>6</sub> ) × 2/8
2EH	1	0	1	1	1	0	V <sub>6</sub> + (V <sub>5</sub> - V <sub>6</sub> ) × 1/8
2FH	1	0	1	1	1	1	V <sub>6</sub>
30H	1	1	0	0	0	0	$V_7 + (V_6 - V_7) \times 7/8$
31H	1	1	0	0	0	1	$V_7 + (V_6 - V_7) \times 6/8$
32H	1	1	0	0	1	0	V <sub>7</sub> + (V <sub>6</sub> – V <sub>7</sub> ) × 5/8
33H	1	1	0	0	1	1	$V_7 + (V_6 - V_7) \times 4/8$
34H	1	1	0	1	0	0	$V_7 + (V_6 - V_7) \times 3/8$
35H	1	1	0	1	0	1	$V_7 + (V_6 - V_7) \times 2/8$
36H	1	1	0	1	1	0	$V_7 + (V_6 - V_7) \times 1/8$
37H	1	1	0	1	1	1	$V_7$ $V_9 + (V_7 - V_9) \times 6/7$
38H	1	1	1	0	0	0	$V_8 + (V_7 - V_8) \times 6/7$ $V_8 + (V_7 - V_8) \times 5/7$
39H 3AH	1	1	1	0	0 1	0	$V_8 + (V_7 - V_8) \times 5/7$ $V_8 + (V_7 - V_8) \times 4/7$
3AH 3BH	1	1	1	0	1	1	$V_8 + (V_7 - V_8) \times 4/7$ $V_8 + (V_7 - V_8) \times 3/7$
3CH	1	1	1	1	0	0	$V_8 + (V_7 - V_8) \times 3/7$ $V_8 + (V_7 - V_8) \times 2/7$
3DH	1	1	1	1	0	1	$V_8 + (V_7 - V_8) \times 2/7$ $V_8 + (V_7 - V_8) \times 1/7$
3EH	1	1	1	1	1	0	V <sub>8</sub> + (V <sub>7</sub> - V <sub>8</sub> ) × 1/1
3FH	1	1	1	1	1	1	V <sub>9</sub>
ÿ	'		<u> </u>		'		



# 4.1 $\gamma$ -Corrected Power Circuit

The reference power supply of the D/A converter consists of a ladder circuit with a total of 64 resistors, and resistance  $\Sigma$ ri between  $\gamma$ -corrected power pins differs depending on each pair of  $\gamma$ -corrected power pins. One pair of  $\gamma$ -corrected power pins consists of seven or eight series resistors, and resistance  $\Sigma$ ri in the figure below is indicated as the sum of the seven or eight resistors. The resistance ratio between the  $\gamma$ -corrected power pins ( $\Sigma$ ri ratio) is designed to be a value relatively close to the ratio of the  $\gamma$ -corrected voltages V<sub>1</sub> through V<sub>8</sub> (gray scale voltages in 7 steps) used in an actual LCD panel. Under ideal conditions where there is no difference between the two, therefore, there is no voltage difference between the voltage of the  $\gamma$ -corrected power supplies and the gray scale voltages in 7 steps of the resistor ladder circuits of the  $\mu$  PD16647, and no current flows into the  $\gamma$ -corrected power pins V<sub>1</sub> through V<sub>8</sub>. As a result, a voltage follower circuit is not necessary.

Figure4–2. γ-Corrected Power Circuit  $\gamma$ -corrected power pin  $\gamma$ -corrected resister μPD16647 R<sub>0</sub>: 1.98 k $\Omega = \Sigma'$  r V<sub>1</sub> V2 Sum of eight R<sub>2</sub>:0.86 kΩ  $\gamma$ -corrected resistors ۷з R<sub>3</sub>: 0.99 k $\Omega = \sum_{i=1}^{6} r_i$ V<sub>4</sub>  $R_4:0.73~k\Omega$  $V_5$ R<sub>5</sub>: 0.79 k $\Omega = \Sigma$  i V<sub>6</sub>  $R_6:1.06 \text{ k}\Omega = \Sigma \text{ r}$ V7  $R_7: 1.58 \text{ k}\Omega = \Sigma \text{ r}_1$ V۶  $R_8:6.28~k\Omega$ V<sub>9</sub>

## 5. RELATION BETWEEN INPUT DATA AND OUTPUT VOLTAGE

Data format : 6 bits x RGB (3 dots) Input width : 18 bits (1 pixel data)

(1)  $R_{,/L} = H$  (right shift)

Output	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	 S401/383	S402/384
Data	D <sub>00</sub> to D <sub>05</sub>	D <sub>10</sub> to D <sub>15</sub>	D <sub>20</sub> to D <sub>25</sub>	D <sub>00</sub> to D <sub>05</sub>	 D <sub>10</sub> to D <sub>15</sub>	D <sub>20</sub> to D <sub>25</sub>

(2)  $R_{,}/L = L$  (left shift)

Output	S <sub>1</sub>	S <sub>2</sub>	S₃	S <sub>4</sub>	•••	S401/383	S402/384
Data	D <sub>00</sub> to D <sub>05</sub>	D <sub>10</sub> to D <sub>15</sub>	D <sub>20</sub> to D <sub>25</sub>	D <sub>00</sub> to D <sub>05</sub>	•••	D <sub>10</sub> to D <sub>15</sub>	D <sub>20</sub> to D <sub>25</sub>

## 6. OPERATION OF OUTPUT BUFFER

The output buffer consists of an operational amplifier circuit that does not perform precharge operation. Therefore, driver output current Ivoh1/2 is the charging current to the LCD, and Ivol1/2 is the discharging current.

Sn
Vss2

Write
(IvoL1/2/IvoH1/2)

Unite
(IvoL1/2/IvoH1/2)

Write
(IvoL1/2/IvoH1/2)

Figure 6–1. LCD panel driving waveform of  $\mu$  PD16647



#### 7. BIAS CURRENT CONTROL FUNCTION/Bcont

It is possible to fine-control the current consumption by using the bias current control function (Bcont pin). When using this function, connect this pin to the stabilized VDD2 potential using an external resistor (REXT). When not using this function, however, short-circuit this pin to VDD2.

μPD16647

Bcont

REXT

Figure7-1. Bias Current Control Function/Bcont

Refer to the table below for the percentage of current regulation when using the bias current control function.

Table7-1. Current Consumption Regulation Percentage Compared to Normal Mode

Rехт	Current Consumption Regulation Percentage
SHORT	100 %
10 kΩ	95 %
20 kΩ	91 %
40 kΩ	85 %
80 kΩ	79 %

**Remark** Be aware that the above current consumption regulation percentages are not product-characteristic guaranteed as they are based on the results of simulation.

Caution Because the low-power and bias-current control functions control the bias current in the output amplifier and regulate the over-all current consumption of the driver IC, when this occurs, the characteristics of the output amplifier will simultaneously change. Therefore, when using these functions, be sure to sufficiently evaluate the picture quality.

Data Sheet S13607EJ2V0DS00

## 8. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (Vss1 = Vss2 = 0 V)

Parameter	Symbol	Ratings	Unit
Logic Supply Voltage	V <sub>DD1</sub>	-0.3 to +4.5	V
Driver Supply Voltage	V <sub>DD2</sub>	-0.3 to +6.0	V
Input Voltage	Vı	-0.3 to V <sub>DD1,2</sub> + 0.3	V
Output Voltage	Vo	-0.3 to V <sub>DD1,2</sub> + 0.3	V
Operating Ambient Temperature	Та	–10 to +75	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C

Caution If the absolute maximum rating of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

Recommended Operating Range (T<sub>A</sub> = -10 to +75 °C, Vss<sub>1</sub> = Vss<sub>2</sub> = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic Supply Voltage	V <sub>DD1</sub>	3.0	3.3	3.6	V
Driver Supply Voltage	V <sub>DD2</sub>	4.5	5.0	5.5	V
High-level Input Voltage	ViH	0.7 V <sub>DD1</sub>		V <sub>DD1</sub>	V
Low-level Input Voltage	VIL	0		0.3 V <sub>DD1</sub>	V
$\gamma$ -corrected Supply Voltage	Vo to V9	Vss2 + 0.1		V <sub>DD2</sub> - 0.1	V
Maximum Clock Frequency	fmax.	50			MHz



# Electrical Characteristics (TA = -10 to +75 °C, VDD1 = 3.3 V $\pm$ 0.3 V, VDD2 = 5.0 V $\pm$ 0.5 V, Vss1 = Vss2 = 0 V)

Parameter	Symbol	Condition	on	MIN.	TYP.	MAX.	Unit
Input Leakage Current	lı.	D00-D05,D10-D15,D	20 <b>-D</b> 25			±1.0	μΑ
		R,/L,STB					
Pull-up Resistor	Rpu	V <sub>DD1</sub> = 3.3 V		40	100	250	kΩ
High-level Output Voltage	Vон	STHR(STHL),Io=	-1.0 mA	VDD1 - 0.5			V
Low-level Output Voltage	Vol	STHR(STHL),lo=	+1.0 mA			0.5	V
Static Current Consumption of	I <sub>vn1</sub>	V <sub>DD1</sub> = 3.3 V,	V <sub>0</sub> -V <sub>1</sub>	126	253	506	μΑ
$\gamma$ -corrected Power		$V_n - V_{n+1} = 0.5 V$ ,	V <sub>1</sub> -V <sub>2</sub>	145	291	582	μΑ
		V <sub>DD2</sub> = 5.0 V	V2-V3	289	579	1158	μΑ
			V3-V4	252	504	1008	μΑ
			V4-V5	343	686	1372	μΑ
			V5-V6	315	631	1262	μΑ
			V6-V7	237	474	948	μΑ
			V7-V8	158	316	632	μΑ
			V8-V9	40	80	160	$\mu$ A
Driver Output Current	Ivoн2	Vout = 4.4 V, Vx =	: 4.9 V Note1	(-0.12)		-0.03	mA
		VDD1 = 3.3 V, VDD2	e = 5.0 V				
	Ivol2	Vout = 0.6 V, Vx =	: 0.1 V Note1	0.04		(0.16)	mA
		VDD1 = 3.3 V, VDD2	e = 5.0 V				
Output Voltage Deviation	ΔVο	V <sub>DD1</sub> = 3.3 V, V <sub>DD2</sub> =5.0 V,			±10	±20	mV
		Vout=2.5 V Note1					
Output Swing Difference Deviation	ΔV <sub>P-P</sub>	Input data			(±5)		mV
Output Voltage Range	Vo	Input data : 00H to 3FH		Vss2 + 0.1		V <sub>DD2</sub> - 0.1	V
Dynamic Logic Current Consumption	I <sub>DD1</sub>	No load, V <sub>DD2</sub> = 3			0.5	2.5	mA
Dynamic Driver Current Consumption	I <sub>DD2</sub>	No load, VDD2 = 5	.0 V Note2		5.0	10.0	mA

**Notes 1.** Vx refers to the output voltage of analog output pins S<sub>1</sub> to S<sub>402/384</sub>. VouT refers to the voltage applied to analog output pins S<sub>1</sub> to S<sub>402/384</sub>.

2. The STB cycle is specified at 31  $\mu$  s and fcLK= 16 MHz.


Data Sheet S13607EJ2V0DS00 **11** 



# Switching Characteristics (TA = -10 to +75 °C, VDD1 = 3.3 V $\pm$ 0.3 V, VDD2 = 5.0 V $\pm$ 0.5 V, Vss1 = Vss2 = 0 V)

Parameter	Symbol	Cor	MIN.	TYP.	MAX.	Unit	
Start Pulse Delay Time	t <sub>PLH1</sub>	C <sub>L</sub> = 15 pF			7	12	ns
	tPHL1				7	12	ns
Driver Output Delay Time	tPLH2	V <sub>DD2</sub> = 5.0 V	Vo: 0.1 V → 4.9 V		2.2	10	μs
	<b>t</b> PLH3	5 kΩ +36 pF			2.9	12	μs
	tPHL2		Vo: 4.9 V → 0.1 V		2.6	10	μs
	tPHL3				3.6	12	μs
Input Capacitance	Ci1	STHR (STHL), T <sub>A</sub> = 2	5 °C		10	20	pF
	C <sub>12</sub>	Vo to V9, TA = 25 °C			100	150	pF
	Сіз	STHR (STHL), other th	an $V_0$ to $V_9$ , $T_A = 25$ °C		10	15	pF

## <Output Load>




Timing Requirements (TA = -10 to +75 °C, VDD1 = 3.3 V  $\pm$  0.3 V, VDD2 = 5.0 V  $\pm$  0.5 V, VSS1 = VSS2 = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PWclk		20			ns
Clock Low Period	PWclk (L)		4			ns
Clock High Period	PWclk (H)		4			ns
Data Setup Time	tsetup1		4			ns
Data Hold Time	thold1		0			ns
Start Pulse Setup Time	tsetup2		4			ns
Start Pulse Hold Time	thold2		0			ns
INV Setup Time	tsetup4		4			ns
INV Hold Time	thold4		0			ns
Start Pulse Low Period	tspl		2			CLK
Start Pulse Rise Time	tspr	384 outputs		128		CLK
		402 outputs		134		CLK
STB Setup Time	tsetup3		1			CLK
STB Pulse Width	PWstb		2			CLK
Data Invalid Period	tinv			1		CLK
Last Data Timing	<b>t</b> ldt				1	CLK
CLK-STB Time	tclк-sтв	$CLK \uparrow \to STB \uparrow$	7			ns
STB-CLK Time	tsтв-ськ	STB $\uparrow \rightarrow$ CLK $\uparrow$	7			ns

\*

# **★ 9. SWITCHING CHARACTERISTIC WAVEFORM(R,/L= H)**

Unless otherwise specified, the input level is  $V_{IH} = 0.7 \text{ V}_{DD1}$ ,  $V_{IL} = 0.3 \text{ V}_{DD1}$ .



#### 10. RECOMMENDED MOUNTING CONDITIONS

The following conditions must be met for mounting conditions of the  $\mu$  PD16647.

For more details, refer to the Semiconductor Device Mounting Technology Manual (C10535E).

Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.

 $\mu$  PD16647N-xxx : TCP(TAB Package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350 °C, heating for 2 to 3 sec ; pressure 100g(per
		solder)
	ACF	Temporary bonding 70 to 100 °C; pressure 3 to 8 kg/cm <sup>2</sup> ; time 3 to 5
	(Adhesive Conductive	sec. Real bonding 165 to 180 °C pressure 25 to 45 kg/cm² time 30 to
	Film)	40secs(When using the anisotropy conductive film SUMIZAC1003 of
		Sumitomo Bakelite,Ltd).

Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.



#### NOTES FOR CMOS DEVICES

## 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

# (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

# **3) STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



**Reference Documents** 

NEC Semiconductor Device Reliability/Quality Control System(C10983E)
Quality Grades to NEC's Semiconductor Devices(C11531E)

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
  consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
  this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
  rights of third parties by or arising from use of a device described herein or any other liability arising from use
  of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
  intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these circuits,
  software, and information in the design of the customer's equipment shall be done under the full responsibility
  of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third
  parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
  - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
    - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
    - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
    - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.