February 1996

SCAN182245A Non-Inverting Transceiver with 25Ω Series Resistor Outputs


General Description

The SCAN182245A is a high performance BiCMOS bidirectional line driver featuring separate data inputs organized into dual 9-bit bytes with byte-oriented output enable and direction control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

Features

- High performance BiCMOS technology
- lacksquare 25 Ω series resistors in outputs eliminate the need for external terminating resistors
- Dual output enable control signals
- TRI-STATE® outputs for bus-oriented applications
- 25 mil pitch SSOP (Shrink Small Outline Package)
- IEEE 1149.1 (JTAG) Compliant
- Includes CLAMP, IDCODE and HIGHZ instructions
- Additional instructions SAMPLE-IN, SAMPLE-OUT and EXTEST-OUT
- Power Up TRI-STATE for hot insert
- Member of National's SCAN Products

Connection Diagram



Pin Names	Description
A1 ₍₀₋₈₎	Side A1 Inputs or TRI-STATE Outputs
B1 ₍₀₋₈₎	Side B1 Inputs or TRI-STATE Outputs
A2 ₍₀₋₈₎	Side A2 Inputs or TRI-STATE Outputs
B2 ₍₀₋₈₎	Side B2 Inputs or TRI-STATE Outputs
G1, G2	Output Enable Pins (Active Low)
DIR1, DIR2	Direction of Data Flow Pins

Order Number	Description
SCAN182245ASSC	SSOP in Tubes
SCAN182245ASSCX	SSOP Tape and Reel
SCAN182245AFMQB	Flatpak Military

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Truth Tables


Inp	outs	A1 ₍₀₋₈₎	B1(a, a)
†G1	DIR1	7 (0-8)	B1 ₍₀₋₈₎
L	L	H ←	– н
L	L	L ←	– L
L	Н	н –	→ H
L	Н	L -	→ L
Н	Х	Z	Z

Inp	outs	A2 ₍₀₋₈₎	B2 ₍₀₋₈₎		
† G2	DIR2	A=(0-8)			
L	L	H ←	– н		
L	L	L ←	– L		
L	Н	н –	→ H		
L	Н	L -	→ L		
Н	Х	Z	Z		

H = HIGH Voltage Level
L = LOW Voltage Level

Z = Immaterial
Z = High Impedance
† = Inactive-to-Active transition must occur to enable outputs upon

Block Diagrams




Note: BSR stands for Boundary Scan Register.

Functional Description


The SCAN182245A consists of two sets of nine non-inverting bidirectional buffers with TRI-STATE outputs and is intended for bus-oriented applications. Direction pins (DIR1 and DIR2) LOW enables data from B ports to A ports, when HIGH enables data from A ports to B ports. The Output Enable pins (G1 and G2) when HIGH disables both A and B ports by placing them in a high impedance condition.

TL/F/11657-2

Block Diagrams (Continued)



A2, B2, G2 and DIR2



Note: BSR stands for Boundary Scan Register.

TL/F/11657-3


Description of BOUNDARY-SCAN Circuitry

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data. (See IEEE Standard 1149.1 Figure 10-11 for a further description of scan cell TYPE1 and Figure 10-12 for a further description of scan cell TYPE2.)

Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.

Bypass Register Scan Chain Definition



SCAN182245A Product IDCODE (32-Bit Code per IEEE 1149.1)

Version	Entity	Part Number	Manufacturer ID	Required by 1149.1	
0000	111111	0000000000	00000001111	1	

MSB LSB


The INSTRUCTION register is an 8-bit register which captures the default value of 10000001 (SAMPLE/PRELOAD) during the CAPTURE-IR instruction command. The benefit of capturing SAMPLE/PRELOAD as the default instruction during CAPTURE-IR is that the user is no longer required to shift in the 8-bit instruction for SAMPLE/PRELOAD. The sequence of: CAPTURE-IR → EXIT1-IR → UPDATE-IR will update the SAMPLE/PRELOAD instruction. For more information refer to the section on instruction definitions.


Instruction Register Scan Chain Definition


TL/F/11657-10


$MSB \rightarrow LSB$

Instruction Code	Instruction
00000000	EXTEST
10000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGH-Z
01000001	SAMPLE-IN
01000010	SAMPLE-OUT
00100010	EXTEST-OUT
10101010	IDCODE
11111111	BYPASS
All Others	BYPASS









Description of BOUNDARY-SCAN Circuitry (Continued) BOUNDARY-SCAN Register Definition Index

Bit No.	Pin Name	Pin No.	Pin Type	Scan Cell Type		
79	DIR1	3	Input	TYPE1		
78	G1	54	Input	TYPE1		
77	AOE ₁		Internal	TYPE2		
	- I		Internal		Control	
76 75	BOE ₁			TYPE2		
75	DIR2	26	Input	TYPE1	Signals	
74	G2	31	Input	TYPE1		
73	AOE ₂		Internal	TYPE2		
72	BOE ₂		Internal	TYPE2		
71	A1 ₀	55	Input	TYPE1		
70	A1 ₁	53	Input	TYPE1		
69	A1 ₂	52	Input	TYPE1		
68	A13	50	Input	TYPE1		
67	A1 ₄	49	Input	TYPE1	A1-in	
66	A1 ₅	47	Input	TYPE1	/	
			· ·			
65	A1 ₆	46	Input	TYPE1		
64	A1 ₇	44	Input	TYPE1		
63	A1 ₈	43	Input	TYPE1		
62	A2 ₀	42	Input	TYPE1		
61	A2 ₁	41	Input	TYPE1		
60	A2 ₂	39	Input	TYPE1		
59	A2 ₃	38	Input	TYPE1		
58	A2 ₄	36	Input	TYPE1	A2-in	
57	A2 ₅	35	Input	TYPE1		
56	A2 ₆	33	Input	TYPE1		
55	A2 ₇	32	Input	TYPE1		
54	A2 ₈	30	Input	TYPE1		
			-			
53	B1 ₀	2	Output	TYPE2		
52	B1 ₁	4	Output	TYPE2		
51	B1 ₂	5	Output	TYPE2		
50	B1 ₃	7	Output	TYPE2		
49	B1 ₄	8	Output	TYPE2	B1-out	
48	B1 ₅	10	Output	TYPE2		
47	B1 ₆	11	Output	TYPE2		
46	B1 ₇	13	Output	TYPE2		
45	B1 ₈	14	Output	TYPE2		
44	B2 ₀	15	Output	TYPE2		
43	B2 ₁	16	Output	TYPE2		
42	B2 ₁ B2 ₂	18	Output	TYPE2		
			·			
41	B2 ₃	19	Output	TYPE2	DO	
40	B2 ₄	21	Output	TYPE2	B2-out	
39	B2 ₅	22	Output	TYPE2		
38	B2 ₆	24	Output	TYPE2		
37	B2 ₇	25	Output	TYPE2		
36	B2 ₈	27	Output	TYPE2		
35	B1 ₀	2	Input	TYPE1		
34	B1 ₁	4	Input	TYPE1		
33	B1 ₂	5	Input	TYPE1		
32	B1 ₃	7	Input	TYPE1		
31	B1 ₄	8	Input	TYPE1	B1-in	
					51-111	
30	B1 ₅	10	Input	TYPE1		
29	B1 ₆	11	Input	TYPE1		
28	B1 ₇	13	Input	TYPE1		
27	B1 ₈	14	Input	TYPE1	1	

Description of BOUNDARY-SCAN Circuitry (Continued) BOUNDARY-SCAN Register Definition Index (Continued)

Bit No.	Pin Name	Pin No.	Pin Type	Scan C	ell Type
26	B2 ₀	15	Input	TYPE1	
25	B2 ₁	16	Input	TYPE1	
24	B2 ₂	18	Input	TYPE1	
23	B2 ₃	19	Input	TYPE1	
22	B2 ₄	21	Input	TYPE1	B2-in
21	B2 ₅	22	Input	TYPE1	
20	B2 ₆	24	Input	TYPE1	
19	B2 ₇	25	Input	TYPE1	
18	B2 ₈	27	Input	TYPE1	
17	A1 ₀	55	Output	TYPE2	
16	A1 ₁	53	Output	TYPE2	
15	A12	52	Output	TYPE2	
14	A1 ₃	50	Output	TYPE2	
13	A1 ₄	49	Output	TYPE2	A1-out
12	A1 ₅	47	Output	TYPE2	
11	A1 ₆	46	Output	TYPE2	
10	A1 ₇	44	Output	TYPE2	
9	A1 ₈	43	Output	TYPE2	
8	A2 ₀	42	Output	TYPE2	
7	A2 ₁	41	Output	TYPE2	
6	A2 ₂	39	Output	TYPE2	
5	A2 ₃	38	Output	TYPE2	
4	A2 ₄	36	Output	TYPE2	A2-out
3	A2 ₅	35	Output	TYPE2	
2	A2 ₆	33	Output	TYPE2	
1	A2 ₇	32	Output	TYPE2	
0	A2 ₈	30	Output	TYPE2	

SCAN ABT Live Insertion and Power Cycling Characteristics

SCAN ABT is intended to serve in Live Insertion backplane applications. It provides 2nd Level Isolation¹ which indicates that while external circuitry to control the output enable pin is unnecessary, there may be a need to implement differential length backplane connector pins for $V_{\rm CC}$ and GND. As well, pre-bias circuitry for backplane pins may be necessary to avoid capacitive loading effects during live insertion.

SCAN ABT provides control of output enable pins during power cycling via the circuit in *Figure A*. It essentially controls the $\overline{G_n}$ pin until V_{CC} reaches a known level.

During *power-up*, when V_{CC} ramps through the 0.0V to 0.7V range, all internal device circuitry is inactive, leaving output and I/O pins of the device in high impedance. From approximately 0.8V to 1.8V V_{CC}, the Power-On-Reset circuitry, (POR), in *Figure A* becomes active and maintains device high impedance mode. The POR does this by providing a low from its output that resets the flip-flop The output, \overline{Q} , of the flip-flop then goes high and disables the NOR gate from an incidental low input on the \overline{G}_n pin. After 1.8V V_{CC}, the POR circuitry becomes inactive and ceases to control the


flip-flop. To bring the device out of high impedance, the $\overline{G_n}$ input must receive an inactive-to-active transition, a high-to-low transition on $\overline{G_n}$ in this case to change the state of the flip-flop. With a low on the \overline{Q} output of the flip-flop, the NOR gate is free to allow propagation of a $\overline{G_n}$ signal.

During power-down, the Power-On-Reset circuitry will become active and reset the flip-flop at approximately 1.8V V_{CC}. Again, the \overline{Q} output of the flip-flop returns to a high and disables the NOR gate from inputs from the \overline{G}_n pin. The device will then remain in high impedance for the remaining ramp down from 1.8V to 0.0V V_{CC}.

Some suggestions to help the designer with live insertion issues:

- The $\overline{G_n}$ pin can float on power-down only after the Power-On-Reset has become active.

The description of the functionality of the Power-On-Reset circuitry can best be described in the diagram of *Figure B*.



¹Section 7, "Design Consideration for Fault Tolerant Backplanes", Application Note AN-881. SCAN ABT includes additional power-on reset circuitry not otherwise included in ABT devices.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-65°C to +150°C Storage Temperature Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias

-55°C to +175°C Ceramic -55°C to $+150^{\circ}\text{C}$ Plastic

V_{CC} Pin Potential to

 $-0.5\mbox{V}$ to $\,+\,7.0\mbox{V}$ Ground Pin -0.5V to +7.0V Input Voltage (Note 2) Input Current (Note 2) -30~mA to +5.0~mA

Voltage Applied to Any Output

in the Disabled or

Power-Off State -0.5V to +5.5Vin the HIGH State $-0.5\mbox{V}$ to $\mbox{V}_{\mbox{CC}}$

Current Applied to Output in LOW State (Max)

Twice the Rated I_{OL} (mA)

DC Latchup Source Current

Commercial -500 mA Military -300 mA Over Voltage Latchup (I/O) 10V ESD (HBM) Min. 2000V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

Military -55°C to +125°C Commercial -40°C to +85°C

Supply Voltage

+4.5V to +5.5VMilitary Commercial $+\,4.5V$ to $+\,5.5V$ Minimum Input Edge Rate $(\Delta V/\Delta t)$ Data Input 50 mV/ns Enable Input 20 mV/ns

DC Electrical Characteristics

Symbol	Parameter	I.	V _{CC}	Min	Тур	Max	Units	Conditions
V_{IH}	Input HIGH Voltage			2.0			V	Recognized HIGH Signal
V_{IL}	Input LOW Voltage					0.8	V	Recognized LOW Signal
V_{CD}	Input Clamp Diode Volta	Min			-1.2	V	$I_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage		Min	2.5			V	$I_{OH} = -3 \text{ mA}$
		Mil	Min	2.0			V	$I_{OH} = -24 \text{ mA}$
		Comm	Min	2.0			V	$I_{OH} = -32 \text{ mA}$
V _{OL}	Output LOW Voltage	Mil	Min			0.8	V	I _{OL} = 12 mA
		Comm	Min			0.8	V	I _{OL} = 15 mA
I _{IH}	Input HIGH Current		Max			5	μΑ	V _{IN} = 2.7V (Note 1)
		All Others	Max			5	μΑ	$V_{IN} = V_{CC}$
		TMS, TDI	Max			5	μΑ	V _{IN} = V _{CC}
I _{BVI}	Input HIGH Current Breakdown Test	1	Max			7	μΑ	V _{IN} = 7.0V
I _{BVIT}	Input HIGH Current Breakdown Test (I/O)		Max			100	μΑ	V _{IN} = 5.5V
I _{IL}	Input LOW Current	All Other and	Max			-5	μΑ	V _{IN} = 0.5V (Note 1)
		All Others	Max			-5	μΑ	$V_{IN} = 0.0V$
		TMS, TDI	Max			-385	μΑ	$V_{IN} = 0.0V$
V _{ID}	Input Leakage Test		0.0	4.75			V	$I_{\text{ID}} = 1.9 \mu\text{A}$ All Other Pins Grounded
I _{IH} + I _{OZH}	Output Leakage Current	t	Max			50	μΑ	V _{OUT} = 2.7V
I _{IL} + I _{OZL}	Output Leakage Current	t	Max			-50	μΑ	V _{OUT} = 0.5V
lozh	Output Leakage Current	t	Max			50	μΑ	V _{OUT} = 2.7V
lozL	Output Leakage Current	t	Max			-50	μΑ	V _{OUT} = 0.5V

Note 1: Guaranteed not tested.

Symbol	Parameter	V _{CC}	Min	Тур	Max	Units	Conditions
Ios	Output Short-Circuit Current	Max	-100		-275	mA	$V_{OUT} = 0.0V$
I _{CEX}	Output HIGH Leakage Current	Max			50	μΑ	$V_{OUT} = V_{CC}$
I_{ZZ}	Bus Drainage Test	0.0			100	μΑ	V _{OUT} = 5.5V All Others GND
Icch	Power Supply Current	Max			250	μΑ	$V_{OUT} = V_{CC}$; TDI, TMS = V_{CC}
		Max			1.0	mA	$V_{OUT} = V_{CC}$; TDI, TMS = GND
I _{CCL}	Power Supply Current	Max			65	mA	$V_{OUT} = LOW; TDI, TMS = V_{CC}$
		Max			65.8	mA	$V_{OUT} = LOW; TDI, TMS = GND$
I _{CCZ}	Power Supply Current	Max			250	μΑ	TDI, TMS = V_{CC}
		Max			1.0	mA	TDI, TMS = GND
I _{CCT}	Additional I _{CC} /Input All Other Inputs	Max			2.9	mA	$V_{IN} = V_{CC} - 2.1V$
	TDI, TMS inputs	Max			3	mA	$V_{IN} = V_{CC} - 2.1V$
I _{CCD}	Dynamic I _{CC} No Load	Max			0.2	mA/ MHz	Outputs Open One Bit Toggling, 50% Duty Cycle

AC Electrical Characteristics Normal Operation

Symbol	Parameter V_{CC}^* (V)		$\begin{aligned} & \text{Military} \\ & \textbf{T}_{\textbf{A}} = -55^{\circ} \textbf{C} \text{ to } + 125^{\circ} \textbf{C} \\ & \textbf{C}_{\textbf{L}} = 50 \text{ pF} \end{aligned}$			Commercial $T_{\text{A}} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_{\text{L}} = 50 \text{ pF}$			Units
			Min	Тур	Max	Min	Тур	Max	
t _{PLH} t _{PHL}	Propagation Delay A to B, B to A	5.0				1.0 1.5	3.1 4.4	5.2 6.5	ns
t _{PLZ}	Disable Time	5.0				1.5 1.5	4.8 5.2	8.6 8.9	ns
t _{PZL} t _{PZH}	Enable Time	5.0				1.5 1.5	5.5 4.6	9.1 8.2	ns

*Voltage Range 5.0V ± 0.5 V

AC Electrical Characteristics Scan Test Operation

				Military			Commercial		Units
Symbol	Parameter	V _{CC} * (V)	TA	= -55°C to ·		T _A =	- 40°C to + C _L = 50 pF	85°C	
			Min	Тур	Max	Min	Тур	Max	7
t _{PLH} t _{PHL}	Propagation Delay TCK to TDO	5.0				2.9 4.2	6.1 7.7	10.2 12.1	ns
t _{PLZ} t _{PHZ}	Disable Time TCK to TDO	5.0				2.1 3.3	5.9 7.4	10.7 12.5	ns
t _{PZL} t _{PZH}	Enable Time TCK to TDO	5.0				4.6 2.8	8.7 6.8	13.7 11.5	ns
t _{PLH} t _{PHL}	Propagation Delay TCK to Data Out during Update-DR State	5.0				2.8 4.5	6.3 8.2	10.7 13.0	ns
t _{PLH} t _{PHL}	Propagation Delay TCK to Data Out during Update-IR State	5.0				3.3 5.0	7.2 9.3	12.2 14.8	ns
t _{PLH} t _{PHL}	Propagation Delay TCK to Data Out during Test Logic Reset State	5.0				3.7 5.7	8.4 10.8	14.0 17.2	ns
t _{PLZ} t _{PHZ}	Disable Time TCK to Data Out during Update-DR State	5.0				2.8 3.5	7.6 8.4	13.9 14.5	ns
t _{PLZ} t _{PHZ}	Disable Time TCK to Data Out during Update-IR State	5.0				3.6 3.8	8.7 9.2	15.1 15.9	ns
t _{PLZ} t _{PHZ}	Disable Time TCK to Data Out during Test Logic Reset State	5.0				4.0 4.2	9.8 9.9	17.1 16.6	ns
t _{PZL} t _{PZH}	Enable Time TCK to Data Out during Update-DR State	5.0				4.4 3.0	9.3 7.5	15.5 13.3	ns
t _{PZL} t _{PZH}	Enable Time TCK to Data Out during Update-IR State	5.0				5.2 3.9	10.7 9.0	17.4 15.4	ns
t _{PZL} t _{PZH}	Enable Time TCK to Data Out during Test Logic Reset State	5.0				5.7 3.0	12.0 10.2	19.8 17.6	ns

^{*}Voltage Range 5.0V ± 0.5 V

All Propagation Delays involving TCK are measured from the falling edge of TCK.

AC Operating Requirements Scan Test Operation

Symbol	Parameter	V _{CC} * (V)	Military	Commercial	
			$T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$ $C_L = 50 \text{ pF}$	$T_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$ $C_{L} = 50 \text{ pF}$	Units
			Guaranteed Minimum		
t _S	Setup Time Data to TCK (Note 1)	5.0		4.8	ns
t _H	Hold Time Data to TCK (Note 1)	5.0		2.5	ns
ts	Setup Time, H or L G1, G2 to TCK (Note 2)	5.0		4.1	ns
t _H	Hold Time, H or L TCK to G1, G2 (Note 2)	5.0		1.7	ns
ts	Setup Time, H or L DIR1, DIR2 to TCK (Note 4)	5.0		4.2	ns
t _H	Hold Time, H or L TCK to DIR1, DIR2 (Note 4)	5.0		2.3	ns
ts	Setup Time Internal OE to TCK (Note 3)	5.0		3.8	ns
t _H	Hold Time, H or L TCK to Internal OE (Note 3)	5.0		2.3	ns
ts	Setup Time, H or L TMS to TCK	5.0		8.7	ns
t _H	Hold Time, H or L TCK to TMS	5.0		1.5	ns
ts	Setup Time, H or L TDI to TCK	5.0		6.7	ns
t _H	Hold Time, H or L TCK to TDI	5.0		5.0	ns
t _W	Pulse Width TCK H	5.0		10.2 8.5	ns
f _{max}	Maximum TCK Clock Frequency	5.0		50	MHz
t _{PU}	Wait Time, Power Up to TCK	5.0		100	ns
t _{DN}	Power Down Delay	0.0		100	ms

^{*}Voltage Range 5.0V ± 0.5 V

All Input Timing Delays involving TCK are measured from the rising edge of TCK.

Note 1: Timing pertains to the TYPE1 BSR and TYPE2 BSR after the buffer (BSR 0-8, 9-17, 18-26, 27-35, 36-44, 45-53, 54-62, 63-71).

Note 2: Timing pertains to BSR 74 and 78 only.


Note 3: Timing pertains to BSR 72, 73, 76 and 77 only.


Note 4: Timing pertains to BSR 75 and 79 only.

Capacitance


Symbol	Parameter	Тур	Units	Conditions, T _A = 25°C
C _{IN}	Input Capacitance	5.9	pF	$V_{CC} = 0.0V(\overline{G}_n, DIR_n)$
C _{I/O} (Note 1)	Output Capacitance	13.7	pF	$V_{CC} = 5.0V (A_n, B_n)$

Note 1: $C_{I/O}$ is measured at frequency f=1 MHz, per MIL-STD-883B, Method 3012.





Physical Dimensions inches (millimeters) (Continued)



56-Lead Ceramic Flatpak (F) Order Number SCAN182245AFMQB **NS Package Number WA56A**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

http://www.national.com

National Semiconductor Europe

Europe
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 180-530 85 85
English Tel: +49 (0) 180-532 78 82
Français Tel: +49 (0) 180-532 93 58
Italiano Tel: +49 (0) 180-542 416 80

National Semiconductor Hong Kong Ltd.

13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2308
Fax: 81-043-299-2408