April 2003



LMS75ALS176A

Differential Bus Transceivers

General Description

The LMS75ALS176A is a differential bus/line transceiver designed for bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines. It meets ANSI Standards TIA/EIA RS422-B, TIA/ EIA RS485-A and ITU recommendation V.11 and X.27. The LMS75ALS176A combines a TRI-STATE™ differential line driver and differential input receiver, both of which operate from a single 5.0V power supply. The driver and receiver have an active high and active low enable, respectively, that can be externally connected to function as a direction control. The driver and receiver differential inputs are internally connected to form differential input/output (I/O) bus ports that are designed to offer minimum loading to bus whenever the driver is disabled or when $V_{CC} = 0V$. These ports feature wide positive and negative common mode voltage ranges, making the device suitable for multipoint applications in noisy environments. The LMS75ALS176A is available in a 8-Pin SOIC package. It is a drop-in socket replacement to TI's SN75ALS176A.


Features

- Bidirectional transceiver
- Meet ANSI standard RS-485-A and RS-422-B
- Low skew, 2ns
- Low supply current, 8mA (max.)
- Wide input and output voltage range
- High output drive capacity ±60mA
- Thermal shutdown protection
- Open circuit fail-safe for receiver
- Receiver input sensitivity ±200mV
- Receiver input hysteresis 10mV (min.)
- Single supply voltage operation, 5V
- Glitch free power-up and power-down operation
- Data rates up to 35 Mbaud
- Pin and functional compatible with TI's SN75ALS176A
- 8-Pin SOIC

Applications

- Network hubs, bridges, and routers
- Point of sales equipment (ATM, barcode readers,...)
- Industrial programmable logic controllers
- High speed parallel and serial applications
- Multipoint applications with noisy environment


Typical Application



20047801

A Typical multipoint application is shown in the above figure. Terminating resistors, RT, are typically required but only located at the two ends of the cable. Pull up and pull down resistors maybe required at the end of the bus to provide failsafe biasing. The biasing resistors provide a bias to the cable when all drivers are in TRI-STATE. See National Application Note, AN-847 for further information.

Connection Diagram



Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing	
8-Pin SOIC	LMS75ALS176AM	LMS75LS176A	Rail	M08A	
	LMS75ALS176AMX	LIVIO/ JLOT/OA	2.5k Units Tape and Reel	IVIOOA	

Truth Table

DRIVER SECTION							
RE	DE	DI	Α	В			
X	Н	Н	Н	L			
Х	Н	L	L	Н			
Х	L	X	Z	Z			
RECEIVER SECTION							
RE	RE DE A-B RO						
L	L	≥ +0	Н				
L	L	≤ −0	L				
Н	Х	Х	Z				
L	L	OPE	Н				

Note: * = Non Terminated, Open Input only

X = Irrelevant

Z = TRI-STATE

H = High level

L = Low level

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage, V _{CC} (Note 2)	7V
Voltage Range at Any Bus	
Terminal	-7V to 12V
Input Voltage, V_{IN} (DI, DE, or \overline{RE})	-0.3V to $V_{\rm CC}$ + 0.3V
Package Thermal Impedance, θ_{JA}	125C/W
Junction Temperature (Note 3)	150°C
Operating Free-Air Temperature	
Range, T _A	0°C to 70°C
Storage Temperature Range	-65°C to 150°C
Soldering Information	
Infrared or Convection (20 sec.)	235°C
ESD Rating (Note 4)	2KV

Operating Ratings

	Min	Nom	Max	
Supply Voltage, V _{CC}	4.75	5.0	5.25	V
Voltage at any Bus Terminal			12	V
(Separately or Common Mode)			-7	
V _{IN} or V _{IC}				
High-Level Input Voltage, V _{IH}	2			V
(Note 5)				
Low-Level Input Voltage, $V_{\rm IL}$			8.0	V
(Note 5)				
Differential Input Voltage, $V_{\rm ID}$			±12	V
(Note 6)				
High-Level Output				
Driver, I _{OH}			-60	mΑ
Receiver, I _{OH}			-400	μΑ
Low-Level Output				
Driver, I _{OL}			60	mA
Receiver, I _{OL}			8	mA

Electrical Characteristics

 $V_{CC} = 5V$, $T_A = 0$ °C to 70°C

Symbol	Parameter	Conditions		Min	Тур	Max	Units
Driver Se	ction					•	•
V _{CL}	Input Clamp Voltage	$I_I = -18mA$				-1.5	V
Vo	Output Voltage	I _O = 0		0		6	V
V _{OD1}	Differential Output Voltage	I _O = 0		1.5		6	V
V _{OD2} I	Differential Output Voltage	$R_L = 100\Omega$,		2			V
		$R_L = 54\Omega$	1.5	1.9	5	_ v	
V _{OD3}	Differential Output Voltage	$V_{TEST} = -7V$ to 12 V		1.5		5	V
ΔV_{OD}	Change in Magnitude of Differential Output Voltage (Note 7)	$R_L = 54\Omega$ or 100Ω				±0.2	V
V _{oc}	Common-Mode Output Voltage	$R_L = 54\Omega$ or 100Ω				3 -1	V
ΔV _{OC}	Change in Magnitude of Differential Output Voltage (Note 7)	$R_L = 54\Omega$ or 100Ω				±0.2	V
I _o	Output Current	Output Disabled (Note 8)	$V_O = 12V$ $V_O = -7V$			1 -0.8	mA
I _{IH}	High-Level Input Current	V _{IN} = 2.4V	1 9			20	μΑ
I _{IL}	Low-Level Input Current	V _{IN} = 0.4V				-400	μΑ
OSD	Short-Circuit Output Current	$V_O = -7V$				-250	
		V _O = 0				-150	mA
		$V_O = V_{CC}$				250	
		V _O = 8V				250	
I _{cc}	Supply Current	No Load	Outputs Enabled or Disabled		4.8	8	mA
Switching	Characteristics						
t _d (OD)	Differential Output Delay Time	$R_L = 54\Omega$, $C_L = 50pF$		3	7	14	ns

Electrical Characteristics (Continued) $V_{CC} = 5V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Conditions		Min	Тур	Max	Units
t _t (OD)	Differential Output Transition Time	$R_L = 54\Omega, C_L = 50pF$			8		ns
t _{sk(p)}	Pulse Skew, (It _{d(ODH} - t _{d(ODL} I)	$R_L = 54\Omega$, $C_L = 50pF$			0	3	ns
t _{sk(lim)}	Pulse Skew	$R_L = 54\Omega$, $C_L = 50pF$ (Note 9)			4		ns
t _{PZH}	Output Enable Time to High Level	$R_L = 110\Omega$, $C_L = 50pF$			18	50	ns
t _{PZL}	Output Enable Time to Low Level	$R_L = 110\Omega$, $C_L = 50pF$			18	35	ns
t _{PHZ}	Output Disable Time from High Level	$R_L = 110\Omega$, $C_L = 50pF$			9	35	ns
t _{PLZ}	Output Disable Time from Low Level	$R_L = 110\Omega$, $C_L = 50pF$			10	17	ns
Receiver	Section					•	
V_{TH+}	Positive-Going Input Threshold Voltage	$V_{\rm O} = 2.7 \text{V}, \ I_{\rm O} = -0.4 \text{mA}$				0.2	V
V_{TH-}	Negative-Going Input Threshold Voltage	$V_{\rm O} = 0.5 V, I_{\rm O} = 8 \text{mA}$		-0.2			V
ΔV_{TH}	Hysteresis Voltage (V _{TH+} - V _{TH-})			10			mV
V _{CL}	Enable-Input Clamp Voltage	I _I = -18mA				1.5	V
V _{OH}	High-Level Output Voltage	$V_{ID} = 200 \text{mV}, I_{OH} = -400$)μΑ	2.7			V
V _{OL}	Low-Level Output Voltage	$V_{ID} = -200 \text{mV}, I_{OL} = 8 \text{m/s}$	A			0.45	V
l _{oz}	High-Impedance-State Output Current	$V_{\rm O} = 0.4 V$ to 2.4V				±20	μА
I _{IN}	Line Input Current	Other Input = 0V, (Note 5)	$V_{IN} = 12V$ $V_{IN} = -7V$			1 -0.8	mA
I _{IH}	High-Level Enable-Input Current	V _{IH} = 2.7V				20	μА
I _{IL}	Low-Level Enable-Input Current	V _{IL} = 0.4V				-100	μА
R _{IN}	Input Resistance			12	20		kΩ
l _{osr}	Short-Circuit Output Current	$V_{ID} = 200 \text{mV}, V_{O} = 0 \text{V}$		-15		-85	mA
I _{cc}	Supply Current	No Load	Outputs Enabled or Disabled		4.8	8	mA
Switching	Characteristics		•		•	•	
t _{PD}	Propagation Delay Time	$V_{ID} = -1.5V$ to 1.5V, C_L	= 15pF	8	18	30	ns
t _{sk(p)}	Pulse Skew (It _{PLH} - t _{PHL} I)	$V_{ID} = -1.5V$ to 1.5V, C_L	= 15pF		2		ns
t _{sk(lim)}	Pulse Skew	$R_L = 54\Omega$, $C_L = 50pF$ (Note 9)			7.5		ns
t _{PZH}	Output Enable Time to High Level	C _L = 15pF			5	35	ns
t _{PZL}	Output Enable Time to Low Level	C _L = 15pF			5	35	ns
t _{PHZ}	Output Disable Time from High Level	$C_L = 15pF$			20	35	ns
t _{PLZ}	Output Disable Time from Low Level	C _L = 15pF			10	17	ns

Electrical Characteristics (Continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics

Note 2: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

Note 3: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Note 4: ESD rating based upon human body model, 100pF discharged through 1.5k Ω .

Note 5: Voltage limits apply to DI, DE, RE pins.

Note 6: Differential input/output bus voltage is measured at the non-inverting terminal A with respect to the inverting terminal B.


 $\textbf{Note 7:} \ \ |\Delta V_{OD}| \ \, \text{and} \ \, |\Delta V_{OC}| \ \, \text{are changes in magnitude of } V_{OD} \ \, \text{and} \ \, V_{OC}, \ \, \text{respectively when the input changes from high to low levels.}$

Note 8: Applies to both power on and off (ANSI Standard RS-485 conditions). Does not apply to TIA/EIA-422-B for a combined driver and receiver combination.


Note 9: Skew limit is the maximum difference in propagation delay between any two channels of any two devices.

Typical Performance Characteristics


Driver High-Level Output Voltage vs. High-Level Output Current




Driver Differential Output Voltage vs. Output Current



Driver Low-Level Output Voltage vs. Low-Level Output Current




Receiver High-Level Output Voltage vs. High-Level Output Current




Typical Performance Characteristics (Continued)


Receiver High-Level Output Voltage vs. Free-Air Temperature




Receiver Low-Level Output Voltage vs. Free-Air Temperature




Receiver Output Voltage vs. Enable Voltage



Receiver Low-Level Output Voltage vs. Low-Level Output Current



Receiver Output Voltage vs. Enable Voltage



Parameter Measuring Information




FIGURE 1. Test Circuit for $\rm V_{\rm OD2}$ and $\rm V_{\rm OC}$




FIGURE 2. Test Circuit for V_{OD3}




FIGURE 3. Test Circuit for Driver Differential Output Delay and Transition Times




FIGURE 4. Test Circuit for Driver $\rm T_{PZH}$ and $\rm T_{PHZ}$

Parameter Measuring Information (Continued)




FIGURE 5. Test Circuit for $\rm T_{PZL}$ and $\rm T_{PLZ}$




FIGURE 6. Test Circuit for Receiver $\rm V_{OH}$ and $\rm V_{OL}$






FIGURE 7. Test Circuit for $T_{\rm PLH}$ and $T_{\rm PHL}$

Parameter Measuring Information (Continued)





VOLTAGE WAVEFORMS

FIGURE 8. Test Circuit for Receiver T_{PZH}/T_{PZL} and T_{PHZ}/T_{PLZ}

20047811

Application Information

POWER LINE NOISE FILTERING

A factor to consider in designing power and ground is noise filtering. A noise filtering circuit is designed to prevent noise generated by the integrated circuit (IC) as well as noise entering the IC from other devices. A common filtering method is to place by-pass capacitors ($C_{\rm bp}$) between the power and ground lines.

Placing a by-pass capacitor ($C_{\rm bp}$) with the correct value at the proper location solves many power supply noise problems. Choosing the correct capacitor value is based upon the desired noise filtering range. Since capacitors are not

ideal, they may act more like inductors or resistors over a specific frequency range. Thus, many times two by-pass capacitors may be used to filter a wider bandwidth of noise. It is highly recommended to place a larger capacitor, such as 10μF, between the power supply pin and ground to filter out low frequencies and a 0.1μF to filter out high frequencies.

By pass-capacitors must be mounted as close as possible to the IC to be effective. Long leads produce higher impedance at higher frequencies due to stray inductance. Thus, this will reduce the by-pass capacitor's effectiveness. Surface mounted chip capacitors are the best solution because they have lower inductance.







FIGURE 9. Placement of by-pass Capacitors, $C_{\rm bp}$

Physical Dimensions inches (millimeters) unless otherwise noted







8-Pin SOIC NS Package Number M08A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1.800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560