August 2001

LMH6654/55

Single/Dual Low Power, 250 MHz, Low Noise Amplifiers

General Description

The LMH6654/55 single and dual high speed, voltage feedback amplifiers are designed to have unity-gain stable operation with a bandwidth of 250MHz. They operate from ±2.5V to ±6V and each channel consumes only 4.5mA. The amplifiers feature very low voltage noise and wide output swing to maximize signal-to-noise ratio.

The LMH6654/55 have a true single supply capability with input common mode voltage range extending 150 mV below negative rail and within 1.3V of the positive rail.

LMH6654/55 high speed and low power combination make these products an ideal choice for many portable, high speed application where power is at a premium.

The LMH6654 is packaged in SOT23-5 and SOIC-8. The LMH6655 is packaged in MSOP-8 and SOIC-8.

The LMH6654/55 are built on National's Advance VIP10™ (Vertically Integrated PNP) complementary bipolar process.

Features

 $(V_S = \pm 5V, T_J = 25^{\circ}C, Typical values unless specified).$

- Voltage feedback architecture
- Unity gain bandwidth ■ Supply voltage range
- Slew rate
- Supply current
- Input common mode voltage
- Output voltage swing $(R_1 = 100\Omega)$
- Input voltage noise ■ Input current noise
- Settling Time to 0.01%

250MHz

±2.5V to ±6V 200V/µsec

4.5mA/channel

-5.15V to +3.7V

-3.6V to 3.4V

4.5nV/ √Hz


1.7pA/ √Hz

25ns


Applications

- ADC drivers
- Consumer video
- Active filters
- Pulse delay circuits
- xDSL receiver
- Pre-amps

Typical Performance Characteristics



Closed Loop Gain vs. Frequency



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)

Human Body Model 2kV 200V Machine Model V_{IN} Differential ±1.2V **Output Short Circuit Duration** (Note 3) Supply Voltage (V⁺ – V⁻) 13.2V V^{+} +0.5V, V^{-} -0.5VVoltage at Input pins Storage Temperature Range -65°C to +150°C Junction Temperature (Note 4) +150°C

Soldering Information

Infrared or Convection (20 sec.) 235°C Wave Soldering (10 sec.) 260°C

Operating Ratings (Note 1)

Supply Voltage (V⁺ - V⁻) ± 2.5 V to ± 6.0 V Junction Temperature Range -40°C to +85°C

Thermal Resistance (θ_{JA})

 8-Pin SOIC
 172°C/W

 8-Pin MSOP
 235°C/W

 5-Pin SOT-23
 265°C/W

±5V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = +5V$, $V^- = -5V$, $V_{CM} = 0V$, $A_V = +1$, $R_F = 25\Omega$ for gain = +1, $R_F = 402\Omega$ for gain = \geq +2, and $R_L = 100\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
Dynamic	Performance		((222 2)	(/	
f _{CL}	Close Loop Bandwidth	A _V = +1		250		
02		A _V = +2		130		
		A _V = +5		52		MHz
		A _V = +10		26		-
GBWP	Gain Bandwidth Product	A _V ≥ +5		260		MHz
	Bandwidth for 0.1dB Flatness	A _V +1		18		MHz
φm	Phase Margin			50		deg
SR	Slew Rate (Note 8)	$A_{V} = +1, V_{IN} = 2V_{PP}$		200		V/µs
T _s	Settling Time	A _V = +1, 2V Step		25		ns
	0.01%					
	0.1%			15		ns
t _r	Rise Time	A _V = +1, 0.2V Step		1.4		ns
t _f	Fall Time	A _V = +1, 0.2V Step		1.2		ns
Distortion	and Noise Response				•	
e _n	Input Referred Voltage Noise	f ≥ 0.1 MHz		4.5		nV/ √Hz
i _n	Input-Referred Current Noise	f ≥ 0.1 MHz		1.7		pA/ √Hz
	Second Harmonic Distortion	$A_{V} = +1, f = 5MHz$		-80		-ID-
	Third Harmonic Distortion	$V_O = 2V_{PP}, R_L = 100\Omega$		-85		dBc
X _t	Crosstalk (for LMH6655 only)	Input Referred, 5MHz, Channel-to-Channel		-80		dB
DG	Differential Gain	$A_V = +2$, NTSC, $R_L = 150\Omega$		0.01		%
DP	Differential Phase	$A_V = +2$, NTSC, $R_L = 150\Omega$		0.025		deg
Input Cha	racteristics					
V _{os}	Input Offset Voltage	$V_{CM} = 0V$	-3	±1	3	mV
			-4		4	
TC V _{os}	Input Offset Average Drift	V _{CM} = 0V (Note 7)		6		μV/°C
I _B	Input Bias Current	V _{CM} = 0V		5	12 18	μА
I _{os}	Input Offset Current	V _{CM} = 0V	-1 -2	0.3	1 2	μА
R _{IN}	Input Resistance	Common- Mode		4		ΜΩ
ee e		Differential Mode		20		kΩ

±5V Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = +5V$, $V^- = -5V$, $V_{CM} = 0V$, $A_V = +1$, $R_F = 25\Omega$ for gain = +1, $R_F = 402\Omega$ for gain = $\geq +2$, and $R_L = 100\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
C _{IN}	Input Capacitance	Common- Mode		1.8		pF
		Differential Mode		1		
CMRR	Common Mode Rejection Ration	Input Referred,	70	90		dB
		$V_{CM} = 0V \text{ to } -5V$	68			
CMVR	Input Common- Mode Voltage Range	CMRR ≥ 50dB		-5.15	-5.0	V
			3.5	3.7		V
Transfer (Characteristics					
A _{VOL}	Large Signal Voltage Gain	$V_O = 4V_{PP}, R_L = 100\Omega$	60	67		dB
			58			
Output Ch	naracteristics					
Vo	Output Swing High	No Load	3.4	3.6		V
			3.2			
	Output Swing Low	No Load		-3.9	-3.7	
					-3.5	
	Output Swing High	$R_L = 100\Omega$	3.2	3.4		
			3.0			
	Output Swing Low	$R_L = 100\Omega$		-3.6	-3.4	
					-3.2	
I _{sc}	Short Circuit Current (Note 3)	Sourcing, V _O = 0V	145	280		
		$\Delta V_{IN} = 200 \text{mV}$	130			- mA
		Sinking, $V_O = 0V$	100	185		
		$\Delta V_{IN} = 200 \text{mV}$	80			
I _{OUT}	Output Current	Sourcing, $V_O = +3V$		80		mA.
		Sinking, $V_O = -3V$		120		
Ro	Output Resistance	$A_{V} = +1$, f <100kHz		0.08		Ω
Power Su	pply					
PSRR	Power Supply Rejection Ratio	Input Referred,	60	76		dB
		$V_S = \pm 5V$ to $\pm 6V$				
Is	Supply Current (per channel)			4.5	6	mA
					7	

5V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = +5V$, $V^- = -0V$, $V_{CM} = 2.5V$, $A_V = +1$, $R_F = 25\Omega$ for gain = +1, $R_F = 402\Omega$ for gain = \geq +2, and $R_L = 100\Omega$ to V+/2. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
Dynamic	Performance		•	•		
f _{CL}	Close Loop Bandwidth	A _V = +1		230		
		A _V = +2		120		
		A _V = +5		50		MHz
		A _V = +10		25		
GBWP	Gain Bandwidth Product	A _V ≥ +5		250		MHz
	Bandwidth for 0.1dB Flatness	A _V = +1		17		MHz
φm	Phase Margin			48		deg
SR	Slew Rate (Note 8)	$A_V = +1$, $V_{IN} = 2V_{PP}$		190		V/µs
T _S	Settling Time	A _V = +1, 2V Step		30		ns
	0.01%					
	0.1%			20		ns

5V Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for $T_J=25^{\circ}C$, $V^+=+5V$, $V^-=-0V$, $V_{CM}=2.5V$, $A_V=+1$, $R_F=25\Omega$ for gain = +1, $R_F=402\Omega$ for gain = \geq +2, and $R_L=100\Omega$ to V+/2. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
t _r	Rise Time	A _V = +1, 0.2V Step	, ,	1.5	,	ns
t _f	Fall Time	A _V = +1, 0.2V Step		1.35		ns
Distortion	and Noise Response	·			ı	
e _n	Input Referred Voltage Noise	f ≥ 0.1MHz		4.5		nV/ √H:
n	Input Referred Current Noise	f ≥ 0.1 MHz		1.7		pA/ √H
	Second Harmonic Distortion	$A_V = +1, f = 5MHz$		-65		
	Third Harmonic Distortion	$V_{O} = 2V_{PP}, R_{L} = 100\Omega$		-70		dBc
X _t	Crosstalk (for LMH6655 only)	Input Referred, 5MHz		-78		dB
	racteristics					
V _{os}	Input Offset Voltage	V _{CM} = 2.5V	-5	±2	5	mV
		J	-6.5		6.5	
TC V _{os}	Input Offset Average Drift	V _{CM} = 2.5V (Note 7)		6		μV/°C
I _B	Input Bias Current	V _{CM} = 2.5V		6	12	μA
					18	
l _{os}	Input Offset Current	V _{CM} = 2.5V	-2	0.5	2	μΑ
			-3		3	
R _{IN}	Input Resistance	Common- Mode		4		ΜΩ
		Differential Mode		20		kΩ
C _{IN}	Input Capacitance	Common- Mode		1.8		pF
		Differential Mode		1		
CMRR	Common Mode Rejection Ration	Input Referred,	70	90		dB
		$V_{CM} = 0V \text{ to } -2.5V$	68			
CMVR	Input Common Mode Voltage Range	CMRR ≥ 50dB		-0.15	0	V
			3.5	3.7]
Transfer (Characteristics		•		•	
A _{VOL}	Large Signal Voltage Gain	$V_{\rm O} = 1.6 V_{\rm PP}, R_{\rm L} = 100 \Omega$	58	64		dB
			55			
Output Cl	haracteristics					
Vo	Output Swing High	No Load	3.6	3.75		
			3.4			
	Output Swing Low	No Load		0.9	1.1] _v
					1.3	_ `
	Output Swing High	$R_L = 100\Omega$	3.5	3.70		
			3.35			_
	Output Swing Low	$R_L = 100\Omega$		1	1.3	
					1.45	
sc	Short Circuit Current (Note 3)	Sourcing , $V_O = 2.5V$	90	170		
		$\Delta V_{IN} = 200 \text{mV}$	80			mA
		Sinking, $V_O = 2.5V$	70	140		
		$\Delta V_{IN} = 200 \text{mV}$	60			
OUT	Output Current	Sourcing, V _O = +3.5V		30		mA
		Sinking, V _O = 1.5V		60		
₹0	Output Resistance	$A_V = +1, f < 100kHz$.08		Ω
Power Su					Г	
PSRR	Power Supply Rejection Ratio	Input Referred ,	60	75		dB
		$V_{S} = \pm 2.5 V \text{ to } \pm 3 V$				
I _s	Supply Current (per channel)			4.5	6	

5V Electrical Characteristics (Continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Table.

Note 2: Human body model, $1.5k\Omega$ in series with 100pF. Machine model: 0Ω in series with 100pF.

Note 3: Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C.

Note 4: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.

Note 5: Typical Values represent the most likely parametric norm.


Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: Offset voltage average drift is determined by dividing the change in VOS at temperature extremes into the total temperature change.


Note 8: Slew rate is the slower of the rising and falling slew rates. Slew rate is rate of change from 10% to 90% of output voltage step.

Typical Performance Characteristics $T_J = 25^{\circ}C$, $V^+ = \pm 5V$, $V^- = -5$, $R_F = 25\Omega$ for gain = +1, $R_F = 402\Omega$ and for gain \geq +2, and $R_L = 100\Omega$, unless otherwise specified.


Closed Loop Bandwidth (G = +1)




Closed Loop Bandwidth (G = +2)



Closed Loop Bandwidth (G = +5)




Closed Loop Bandwidth (G = +10)




20016512


Supply Current per Channel vs. Supply Voltage




Offset Voltage vs. Supply Voltage (V_{CM} = 0V)




Offset Voltage vs. Common Mode




Supply Current per Channel vs. Temperature






Bias Current and Offset Voltage vs. Temperature



20016551

Bias Current vs. Common Mode Voltage



110 AoL, PSRR, AND CMRR (dB) 100 CMRR 90 **PSRR** 80

70

60

-50

A_{OL}, PSRR and CMRR vs. Temperature


TEMPERATURE (°C)

AoL @ ±5V

100

20016550

Inverting Large Signal Pulse Response ($V_S = 5V$)




TIME (12.5 ns/div)

20016502

Inverting Large Signal Pulse Response ($V_S = \pm 5V$)


0



TIME (12.5 ns/div)

20016504

Non-Inverting Large Signal Pulse Response ($V_S = 5V$)




TIME (12.5 ns/div)

20016506

7


Non-Inverting Large Signal Pulse Response ($V_S = \pm 5V$)




TIME (12.5 ns/div)

20016508

Non-Inverting Small Signal Pulse Response ($V_S = 5V$)




TIME (12.5 ns/div)




TIME (12.5 ns/div)

20016501

Input Voltage and Current Noise vs. Frequency ($V_S = 5V$)




Non-Inverting Small Signal Pulse Response ($V_S = \pm 5V$)



TIME (12.5 ns/div)


Inverting Small Signal Pulse Response (V_S = ±5V)




TIME (12.5 ns/div)


20016503

Input Voltage and Current Noise vs. Frequency $(V_S = \pm 5V)$




20016514







Harmonic Distortion vs. Temperature $V_S = 5V$, f = 5MHz, $V_O = 2V_{PP}$




Harmonic Distortion vs. Gain $V_S = 5V$, f = 5MHz, $V_O = 2V_{PP}$




Harmonic Distortion vs. Frequency G = +1, $V_O = 2V_{PP}$, $V_S = \pm 5V$




Harmonic Distortion vs. Temperature





20016528






20016530






Harmonic Distortion vs. Output Swing $(G = +2, V_S = \pm 5V, f = 5MHz)$




20016522

PSRR vs. Frequency




CMRR vs. Frequency




20016564

Output Sinking Current




Output Sourcing Current




20016547


CrossTalk vs. Frequency (LMH6655 only)




Isolation Resistance vs. Capacitive Load



CrossTalk vs. Frequency (LMH6655 only)







20016527

Connection Diagrams


LMH6654 in SOIC



LMH6654 in SOT23-5



LMH6655 in SOIC and MSOP



Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing
8-Pin SOIC	LMH6654MA	LMH6654MA	95 Units Rails	M08A
	LMH6654MAX		2.5k Units Tape and Reel	
	LMH6655MA	LMH6655MA	95 Units Rails	
	LMH6655MAX		2.5k Units Tape and Reel	
5-Pin SOT23-5	LMH6654MF	A66A	1k Units Tape and Reel	MF05A
	LMH6654MFX		3K Units Tape and Reel	
8-Pin MSOP	LMH6655MM	A67A	1k Units Tape and Reel	MUA08A
	LMH6655MMX		3.5k Units Tape and Reel	

Application Information

General Information

The LMH6654 single and LMH6655 dual high speed, voltage feedback amplifiers are manufactured on National Semiconductor's new VIP10 (Vertically Integrated PNP) complementary bipolar process. These amplifiers can operate from $\pm 2.5 \text{V}$ to $\pm 6 \text{V}$ power supply. They offer low supply current, wide bandwidth, very low voltage noise and large output swing. Many of the typical performance plots found in the datasheet can be reproduced if 50Ω coax and 50Ω $R_{\text{IN}}/_{\text{ROUT}}$ resistors are used.

Circuit Layout Consideration

With all high frequency devices, board layouts with stray capacitance have a strong influence on the AC performance. The LMH6654/55 are not exception and the inverting input and output pins are particularly sensitive to the coupling of parasitic capacitance to AC ground. Parasitic capacitances on the inverting input and output nodes to ground could cause frequency response peaking and possible circuit oscillation. Therefore, the power supply, ground traces and ground plan should be placed away from the inverting input and output pins. Also, it is very important to keep the parasitic capacitance across the feedback to an absolute minimum.

The PCB should have a ground plane covering all unused portion of the component side of the board to provide a low impedance path. All trace lengths should be minimized to reduce series inductance.

Supply bypassing is required for the amplifiers performance. The bypass capacitors provide a low impedance return current path at the supply pins. They also provide high frequency filtering on the power supply traces. It is recommended that a ceramic decoupling capacitor $0.1\mu F$ chip should be placed with one end connected to the ground plane and the other side as close as possible to the power pins. An additional $10\mu F$ tantalum electrolytic capacitor

should be connected in parallel, to supply current for fast large signal changes at the output.




FIGURE 1.

Evaluation Boards

National provides the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization.

Device	Package	Evalulation		
		Board PN		
LMH6654MF	SOT23-5	CLC730068		
LMH6654MA	8-Pin SOIC	CLC730027		
LMH6655MA	8-Pin SOIC	CLC730036		
LMH6655MM	8-Pin MSOP	CLC730123		

Application Information (Continued)

The free evaluation board are shipped automatically when a device sample request is placed with National Semiconductor

The CLC730027 datasheet also contains tables of recommended components to evaluate several of National's high speed amplifiers. This table for the LMH6654 is illustrated below. Refer to the evaluation board datasheet for schematics and further information.

Components Needed to Evaluate the LMH6654 on the Evaluation Board:

- R_fR_q use the datasheet to select values.
- R_{IN}, R_{OUT} typically 50Ω (Refer to the Basic Operation section of the evaluation board datasheet for details)
- R_f is an optional resistor for inverting again configurations (select R_f to yield desired input impedance = R_a||R_f)
- C₁, C₂ use 0.1µF ceramic capacitors
- C₃, C₄ use 10µF tantalum capacitors

Components not used:

- 1. C₅, C₆, C₇, C₈
- 2. R1 thru R8

The evaluation boards are designed to accommodate dual supplies. The board can be modified to provide single operation. For best performance;

- 1) do not connect the unused supply.
- 2) ground the unused supply pin.

power Dissipation

The package power dissipation should be taken into account when operating at high ambient temperature and/or high power dissipative conditions. In determining maximum operable temperature of the device, make sure the total power dissipation of the device is considered; this power dissipated in the device with a load connected to the output as well as the nominal dissipation of the op amp.

Driving Capacitive Loads

Capacitive loads decrease the phase margin of all op amps. The output impedance of a feedback amplifier becomes inductive at high frequencies, creating a resonant circuit when the load is capacitive. This can lead to overshoot, ringing and oscillation. To eliminate oscillation or reduce ringing, an isolation resistor can be placed as shown in *Figure 2* below. At frequencies above

$$F = \frac{1}{2 \pi R_{ISO} C_{IOAD}}$$

the load impedance of the Amplifier approaches $R_{\rm ISO}.$ The desired performance depends on the value of the isolation resistor. The isolation resistance vs. capacitance load graph in the typical performance characteristics provides the means for selection of the value of $R_{\rm S}$ that provides \leq 3dB peaking in closed loop $A_{\rm V}=1$ response. In general, the bigger the isolation resistor, the more damped the pulse response becomes. For initial evaluation, a 50Ω isolation resistor is recommended.




FIGURE 2.

Components Selection and Feedback Resistor

It is important in high-speed applications to keep all component leads short since wires are inductive at high frequency. For discrete components, choose carbon composition axially leaded resistors and micro type capacitors. Surface mount components are preferred over discrete components for minimum inductive effect. Never use wire wound type resistors in high frequency applications.

Large values of feedback resistors can couple with parasitic capacitance and cause undesired effects such as ringing or oscillation in high-speed amplifiers. Keep resistors as low as possible consistent with output loading consideration. For a gain of 2 and higher, 402Ω feedback resistor used for the typical performance plots gives optimal performance. For unity gain follower, a 25Ω feedback resistor is recommended rather than a direct short. This effectively reduces the Q of what would otherwise be a parasitic inductance (the feedback wire) into the parasitic capacitance at the inverting input.

Bias Current Cancellation

In order to cancel the bias current errors of the non-inverting configuration, the parallel combination of the gain setting R_g and feedback R_f resistors should equal the equivalent source resistance $R_{\rm seq}$ as defined in $\it Figure~3$. Combining this constraint with the non-inverting gain equation, allows both R_f and R_g to be determined explicitly from the following equations:

$$R_f = A_V R_{seq}$$
 and $R_g = R_f / (A_V - 1)$

For inverting configuration, bias current cancellation is accomplished by placing a resistor $R_{\rm b}$ on the non-inverting input equal in value to the resistance seen by the inverting input $(R_{\rm f}/\!/(R_{\rm g}+R_{\rm s}).$ The additional noise contribution of $R_{\rm b}$ can be minimized through the use of a shunt capacitor.

Application Information (Continued)




FIGURE 3. Non-Inverting Amplifier Configuration




FIGURE 4. Inverting Amplifier Configuration

Total Input Noise vs. Source Resistance

The noise model for the non-inverting amplifier configuration showing all noise sources is described in Figure 5. In addition to the intrinsic input voltage noise (e_n) and current noise (i_n = i_{n+} = i_{n-}) sources, there also exits thermal voltage noise e_t = $\sqrt{4kTR}$ associated with each of the external resistors. Equation 1 provides the general form for total equivalent input voltage noise density (e_ni). Equation 2 is a simplification of Equation 1 that assumes




FIGURE 5. Non-Inverting Amplifier Noise Model

$$e_{ni} = \sqrt{e_n^2 + (i_n + R_{seq})^2 + 4kTR_{seq} + (i_n - (R_f || R_g))^2 + 4kT(R_f || R_g)}$$
(1)

 $R_f||R_g=R_{seq}$ for bias current cancellation. *Figure 6* illustrates the equivalent noise model using this assumption. The total equivalent output voltage noise (e_{no}) is e_{ni} * A_V .




FIGURE 6. Noise Model with $R_f || R_g = R_{seq}$

$$e_{ni} = \sqrt{e_n^2 + 2 (i_n R_{seq})^2 + 4kT (2R_{seq})}$$
 (2)

If bias current cancellation is not a requirement, then $R_{\rm I}||R_{\rm g}$ does not need to equal $R_{\rm seq}.$ In this case, according to Equation 1, $R_{\rm I}R_{\rm g}$ should be as low as possible in order to minimize noise. Results similar to Equation 1 are obtained for the inverting configuration on Figure 2 if $R_{\rm seq}$ is replaced by $R_{\rm b}$ and $R_{\rm g}$ is replaced by $R_{\rm g}+R_{\rm s}.$ With these substitutions, Equation 1 will yield an $e_{\rm ni}$ referred to the non-inverting input. Referring to $e_{\rm ni}$ to the inverting input is easily accomplished by multiplying $e_{\rm ni}$ by the ration of non-inverting to inverting gains.

Noise Figure

Noise Figure (NF) is a measure of the noise degradation caused by an amplifier.

NF = 10LOG
$$\left[\frac{S_i/N_i}{S_o/N_o}\right]$$
 = 10LOG $\left[\frac{e_{ni}^2}{e_t^2}\right]$ (3)

The noise figure formula is shown is Equation 3. The addition of a terminating resistor R_{T} , reduces the external thermal noise but increases the resulting NF.

Application Information (Continued)

The NF is increased because the R_{T} reduces the input signal amplitude thus reducing the input SNR.

$$NF = 10 \text{ LOG} \left[\frac{e_n^2 + i_n^2 (R_{seq} + (R_f || R_g)^2 + 4KTR_{seq} + 4kt (R_f || R_g)}{4kTR_{seq}} \right]$$

(4)


The noise figure is related to the equivalent source resistance (R_{seq}) and the parallel combination of R_f and R_g . To minimize noise figure, the following steps are recommended:


- 1. Minimize $R_f || R_{\alpha}$
- 2. Choose the Optimum R_s (R_{OPT})


 R_{OPT} is the point at which the NF curve reaches a minimum and is approximated by:

$$R_{OPT} \approx (e_n/i_n)$$


Physical Dimensions inches (millimeters) unless otherwise noted







8-Pin SOIC NS Package Number M08A




MF05A (Rev A)

5-Pin SOT23 NS Package Number MF05A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.118±0.004



8-Pin MSOP
NS Package Number MUA08A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



ductor National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com

National Semiconductor

National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507