



LMH6551

Differential, High Speed Op Amp

General Description

The LMH™6551 is a high performance voltage feedback differential amplifier. The LMH6551 has the high speed and low distortion necessary for driving high performance ADCs as well as the current handling capability to drive signals over balanced transmission lines like CAT 5 data cables. The LMH6551 can handle a wide range of video and data formats.

With external gain set resistors, the LMH6551 can be used at any desired gain. Gain flexibility coupled with high speed makes the LMH6551 suitable for use as an IF amplifier in high performance communications equipment.

The LMH6551 is available in the space saving SOIC and MSOP packages.


Features

- 370 MHz -3 dB bandwidth ($V_{OUT} = 0.5 V_{PP}$)
- 50 MHz 0.1 dB bandwidth
- 2400 V/μs slew Rate
- 18 ns settling time to 0.05%
- -94/-96 dB HD2/HD3 @ 5 MHz

Applications

- Differential AD driver
- Video over twisted pair
- Differential line driver
- Single end to differential converter
- High speed differential signaling
- IF/RF amplifier
- SAW filter buffer/driver

Typical Application



$$\text{SET } R_M = R_T || R_S$$

$$\text{SET } R_T = \frac{1}{\left(\frac{1}{R_S} - \frac{1}{R_{IN}} \right)}$$


$$R_{IN} = \frac{R_G}{1 - \left(\frac{R_F}{2 * (R_F + R_G)} \right)}$$

20133210

Single Ended Input Differential Output.

Gain = $A_V = R_F / R_G$ Where V_{IN} is measured single ended and V_{OUT} is measured differentially. (Each individual output will equal $\pm V_{IN} / 2$.)

Connection Diagram



Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing
8-Pin SOIC	LMH6551MA	LMH6551MA	95/Rails	M08A
	LMH6551MAX		2.5k Units Tape and Reel	
8-Pin MSOP	LMH6551MM	AU1A	1k Units Tape and Reel	MUA08A
	LMH6551MMX		3.5k Units Tape and Reel	

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 5)

Human Body Model	2000V
Machine Model	200V
Supply Voltage	13.2V
Common Mode Input Voltage	$\pm V_S$
Maximum Input Current (pins 1, 2, 7, 8)	30mA
Maximum Output Current (pins 4, 5)	(Note 3)

Soldering Information

Infrared or Convection (20 sec)	235°C
Wave Soldering (10 sec)	260°C

Operating Ratings (Note 1)

Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Total Supply Voltage	3V to 12V
Package Thermal Resistance (θ_{JA}) (Note 4)	
8-Pin MSOP	235°C/W
8-Pin SOIC	150°C/W

 $\pm 5V$ Electrical Characteristics (Note 2)

Single ended in differential out, $T_A = 25^\circ\text{C}$, $G = +1$, $V_S = \pm 5V$, $V_{CM} = 0V$, $R_F = R_G = 365\Omega$, $R_L = 500\Omega$; Unless specified **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
AC Performance (Differential)						
SSBW	Small Signal -3 dB Bandwidth	$V_{OUT} = 0.5 V_{PP}$		370		MHz
LSBW	Large Signal -3 dB Bandwidth	$V_{OUT} = 2 V_{PP}$		340		MHz
	Large Signal -3 dB Bandwidth	$V_{OUT} = 4 V_{PP}$		320		MHz
	0.1 dB Bandwidth	$V_{OUT} = 2 V_{PP}$		50		MHz
	Slew Rate	4V Step (Note 6)		2400		V/ μs
	Rise/Fall Time	2V Step		1.8		ns
	Settling Time	2V Step, 0.05%		18		ns
V_{CM} Pin AC Performance (Common Mode Feedback Amplifier)						
	Common Mode Small Signal Bandwidth	V_{CM} bypass capacitor removed		200		MHz
Distortion and Noise Response						
HD2		$V_O = 2 V_{PP}$, $f = 5 \text{ MHz}$, $R_L = 800\Omega$		-94		dBc
HD2		$V_O = 2 V_{PP}$, $f = 20 \text{ MHz}$, $R_L = 800\Omega$		-85		dBc
HD3		$V_O = 2 V_{PP}$, $f = 5 \text{ MHz}$, $R_L = 800\Omega$		-96		dBc
HD3		$V_O = 2 V_{PP}$, $f = 20 \text{ MHz}$, $R_L = 800\Omega$		-72		dBc
e_n	Input Referred Voltage Noise	Freq $\geq 1 \text{ MHz}$		6.0		nV/ $\sqrt{\text{Hz}}$
i_n	Input Referred Noise Current	Freq $\geq 1 \text{ MHz}$		1.5		pA/ $\sqrt{\text{Hz}}$
Input Characteristics (Differential)						
V_{OSD}	Input Offset Voltage	Differential Mode, $V_{ID} = 0$, $V_{CM} = 0$		0.5	± 4 ± 6	mV
	Input Offset Voltage Average Temperature Drift	(Note 10)		-0.8		$\mu\text{V}/^\circ\text{C}$
I_{BI}	Input Bias Current	(Note 9)		-4	0 -10	μA
	Input Bias Current Average Temperature Drift	(Note 10)		-2.6		nA/ $^\circ\text{C}$
	Input Bias Difference	Difference in Bias currents between the two inputs		0.03		μA
CMRR	Common Mode Rejection Ratio	DC, $V_{CM} = 0V$, $V_{ID} = 0V$	72	80		dBc
R_{IN}	Input Resistance	Differential		5		M Ω
C_{IN}	Input Capacitance	Differential		1		pF
CMVR	Input Common Mode Voltage Range	CMRR > 53dB	+3.1 -4.6	+3.2 -4.7		V
V_{CM} Pin Input Characteristics (Common Mode Feedback Amplifier)						

±5V Electrical Characteristics (Note 2) (Continued)

Single ended in differential out, $T_A = 25^\circ\text{C}$, $G = +1$, $V_S = \pm 5\text{V}$, $V_{CM} = 0\text{V}$, $R_F = R_G = 365\Omega$, $R_L = 500\Omega$; Unless specified **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
V_{OSC}	Input Offset Voltage	Common Mode, $V_{ID} = 0$		0.5	± 5 ± 8	mV
	Input Offset Voltage Average Temperature Drift	(Note 10)		8.2		$\mu\text{V}/^\circ\text{C}$
	Input Bias Current	(Note 9)		-2		μA
	V_{CM} CMRR	$V_{ID} = 0\text{V}$, 1V step on V_{CM} pin, measure V_{OD}	70	75		dB
	Input Resistance			25		k Ω
	Common Mode Gain	$\Delta V_{O,CM}/\Delta V_{CM}$	0.995	0.999	1.005	V/V
Output Performance						
	Output Voltage Swing	Single Ended, Peak to Peak	± 7.38 ± 7.18	± 7.8		V
	Output Common Mode Voltage Range	$V_{ID} = 0\text{V}$,	± 3.69	± 3.8		V
I_{OUT}	Linear Output Current	$V_{OUT} = 0\text{V}$	± 50	± 65		mA
I_{SC}	Short Circuit Current	Output Shorted to Ground $V_{IN} = 3\text{V}$ Single Ended (Note 3)		140		mA
	Output Balance Error	ΔV_{OUT} Common Mode ΔV_{OUT} Differential, $V_{OUT} = 0.5$ V_{pp} Differential, $f = 10\text{MHz}$		-70		dB
Miscellaneous Performance						
A_{VOL}	Open Loop Gain	Differential		70		dB
PSRR	Power Supply Rejection Ratio	DC, $\Delta V_S = \pm 1\text{V}$	74	90		dB
	Supply Current	$R_L = \infty$	11	12.5	14.5 16.5	mA

5V Electrical Characteristics (Note 2)

Single ended in differential out, $T_A = 25^\circ\text{C}$, $G = +1$, $V_S = 5\text{V}$, $V_{CM} = 2.5\text{V}$, $R_F = R_G = 365\Omega$, $R_L = 500\Omega$; Unless specified **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
SSBW	Small Signal -3 dB Bandwidth	$R_L = 500\Omega$, $V_{OUT} = 0.5 V_{PP}$		350		MHz
LSBW	Large Signal -3 dB Bandwidth	$R_L = 500\Omega$, $V_{OUT} = 2 V_{PP}$		300		MHz
	0.1 dB Bandwidth	$V_{OUT} = 2 V_{PP}$		50		MHz
	Slew Rate	4V Step (Note 6)		1800		V/ μs
	Rise/Fall Time, 10% to 90%	4V Step		2		ns
	Settling Time	4V Step, 0.05%		17		ns
V_{CM} Pin AC Performance (Common Mode Feedback Amplifier)						
	Common Mode Small Signal Bandwidth			170		MHz
Distortion and Noise Response						
HD2	2 nd Harmonic Distortion	$V_O = 2 V_{PP}$, $f = 5\text{MHz}$, $R_L = 800\Omega$		-84		dBc
HD2		$V_O = 2 V_{PP}$, $f = 20\text{MHz}$, $R_L = 800\Omega$		-69		dBc
HD3	3 rd Harmonic Distortion	$V_O = 2 V_{PP}$, $f = 5\text{MHz}$, $R_L = 800\Omega$		-93		dBc
HD3		$V_O = 2 V_{PP}$, $f = 20\text{MHz}$, $R_L = 800\Omega$		-67		dBc
e_n	Input Referred Noise Voltage	Freq $\geq 1\text{MHz}$		6.0		nV/ $\sqrt{\text{Hz}}$
i_n	Input Referred Noise Current	Freq $\geq 1\text{MHz}$		1.5		pA/ $\sqrt{\text{Hz}}$
Input Characteristics (Differential)						

5V Electrical Characteristics (Note 2) (Continued)

Single ended in differential out, $T_A = 25^\circ\text{C}$, $G = +1$, $V_S = 5\text{V}$, $V_{CM} = 2.5\text{V}$, $R_F = R_G = 365\Omega$, $R_L = 500\Omega$; ; Unless specified **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
V_{OSD}	Input Offset Voltage	Differential Mode, $V_{ID} = 0$, $V_{CM} = 0$		0.5	± 4 ± 6	mV
	Input Offset Voltage Average Temperature Drift	(Note 10)		-0.8		$\mu\text{V}/^\circ\text{C}$
I_{BIAS}	Input Bias Current	(Note 9)		-4	0 -10	μA
	Input Bias Current Average Temperature Drift	(Note 10)		-3		$\text{nA}/^\circ\text{C}$
	Input Bias Current Difference	Difference in Bias currents between the two inputs		0.03		μA
CMRR	Common-Mode Rejection Ratio	DC, $V_{ID} = 0\text{V}$	70	78		dBc
	Input Resistance	Differential		5		$\text{M}\Omega$
	Input Capacitance	Differential		1		pF
V_{ICM}	Input Common Mode Range	CMRR > 53 dB	+3.1 +0.4	+3.2 +0.3		

V_{CM} Pin Input Characteristics (Common Mode Feedback Amplifier)

	Input Offset Voltage	Common Mode, $V_{ID} = 0$		0.5	± 5 ± 8	mV
	Input Offset Voltage Average Temperature Drift			5.8		$\mu\text{V}/^\circ\text{C}$
	Input Bias Current			3		μA
	V_{CM} CMRR	$V_{ID} = 0$, 1V step on V_{CM} pin, measure V_{OD}	70	75		dB
	Input Resistance	V_{CM} pin to ground		25		$\text{k}\Omega$
	Common Mode Gain	$\Delta V_{O,CM}/\Delta V_{CM}$	0.995	0.991	1.005	V/V

Output Performance

V_{OUT}	Output Voltage Swing	Single Ended, Peak to Peak, $V_S = \pm 2.5\text{V}$, $V_{CM} = 0\text{V}$	± 2.4	± 2.8		V
I_{OUT}	Linear Output Current	$V_{OUT} = 0\text{V}$ Differential	± 45	± 60		mA
I_{SC}	Output Short Circuit Current	Output Shorted to Ground $V_{IN} = 3\text{V}$ Single Ended (Note 3)		230		mA
CMVR	Output Common Mode Voltage Range	$V_{ID} = 0$, V_{CM} pin = 1.2V and 3.8V	3.72 1.23	3.8 1.2		V
	Output Balance Error	ΔV_{OUT} Common Mode / ΔV_{OUT} Differential, $V_{OUT} = 1\text{Vpp}$ Differential, $f = 10\text{ MHz}$		-65		dB

Miscellaneous Performance

	Open Loop Gain	DC, Differential		70		dB
PSRR	Power Supply Rejection Ratio	DC, $\Delta V_S = \pm 0.5\text{V}$	72	88		dB
I_S	Supply Current	$R_L = \infty$	10	11.5	13.5 15.5	mA

3.3V Electrical Characteristics (Note 2)

Single ended in differential out, $T_A = 25^\circ\text{C}$, $G = +1$, $V_S = 3.3\text{V}$, $V_{CM} = 1.65\text{V}$, $R_F = R_G = 365\Omega$, $R_L = 500\Omega$; ; Unless specified-**Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
SSBW	Small Signal -3 dB Bandwidth	$R_L = 500\Omega$, $V_{OUT} = 0.5 V_{PP}$		320		MHz

3.3V Electrical Characteristics (Note 2) (Continued)

Single ended in differential out, $T_A = 25^\circ\text{C}$, $G = +1$, $V_S = 3.3\text{V}$, $V_{CM} = 1.65\text{V}$, $R_F = R_G = 365\Omega$, $R_L = 500\Omega$; ; Unless specified-**Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
LSBW	Large Signal –3 dB Bandwidth	$R_L = 500\Omega$, $V_{OUT} = 1 V_{PP}$		300		MHz
	Slew Rate	1V Step(Note 6)		700		V/ μs
	Rise/Fall Time, 10% to 90%	1V Step		2		ns
V_{CM} Pin AC Performance (Common Mode Feedback Amplifier)						
	Common Mode Small Signal Bandwidth			95		MHz
Distortion and Noise Response						
HD2	2 nd Harmonic Distortion	$V_O = 1 V_{PP}$, $f = 5 \text{ MHz}$, $R_L = 800\Omega$		–93		dBc
HD2		$V_O = 1 V_{PP}$, $f = 20 \text{ MHz}$, $R_L = 800\Omega$		–74		dBc
HD3	3 rd Harmonic Distortion	$V_O = 1 V_{PP}$, $f = 5 \text{ MHz}$, $R_L = 800\Omega$		–85		dBc
HD3		$V_O = 1 V_{PP}$, $f = 20 \text{ MHz}$, $R_L = 800\Omega$		–69		dBc
Input Characteristics (Differential)						
V_{OSD}	Input Offset Voltage	Differential Mode, $V_{ID} = 0$, $V_{CM} = 0$		1		mV
	Input Offset Voltage Average Temperature Drift	(Note 10)		1.6		$\mu\text{V}/^\circ\text{C}$
I_{BIAS}	Input Bias Current	(Note 9)		–8		μA
	Input Bias Current Average Temperature Drift	(Note 10)		9.5		$\text{nA}/^\circ\text{C}$
	Input Bias Current Difference	Difference in Bias currents between the two inputs		0.3		μA
CMRR	Common-Mode Rejection Ratio	DC, $V_{ID} = 0\text{V}$		78		dBc
	Input Resistance	Differential		5		M Ω
	Input Capacitance	Differential		1		pF
V_{ICM}	Input Common Mode Range	CMRR > 53 dB		+1.5 +0.3		
V_{CM}Pin Input Characteristics (Common Mode Feedback Amplifier)						
	Input Offset Voltage	Common Mode, $V_{ID} = 0$		1	± 5	mV
	Input Offset Voltage Average Temperature Drift			18.6		$\mu\text{V}/^\circ\text{C}$
	Input Bias Current			3		μA
	V_{CM} CMRR	$V_{ID} = 0$, 1V step on V_{CM} pin, measure V_{OD}		60		dB
	Input Resistance	V_{CM} pin to ground		25		k Ω
	Common Mode Gain	$\Delta V_{O,CM}/\Delta V_{CM}$		0.999		V/V
Output Performance						
V_{OUT}	Output Voltage Swing	Single Ended, Peak to Peak, $V_S = 3.3\text{V}$, $V_{CM} = 1.65\text{V}$	± 0.75	± 0.9		V
I_{OUT}	Linear Output Current	$V_{OUT} = 0\text{V}$ Differential	± 30	± 40		mA
I_{SC}	Output Short Circuit Current	Output Shorted to Ground $V_{IN} = 2\text{V}$ Single Ended(Note 3)		200		mA
CMVR	Output Common Mode Voltage Range	$V_{ID} = 0$, $V_{CMpin} = 1.2\text{V}$ and 2.1V		2.1 1.2		V
	Output Balance Error	ΔV_{OUT} Common Mode / ΔV_{OUT} Differential, $V_{OUT} = 1\text{Vpp}$ Differential, $f = 10 \text{ MHz}$		–65		dB
Miscellaneous Performance						
	Open Loop Gain	DC, Differential		70		dB
PSRR	Power Supply Rejection Ratio	DC, $\Delta V_S = \pm 0.5\text{V}$		75		dB

3.3V Electrical Characteristics (Note 2) (Continued)

Single ended in differential out, $T_A = 25^\circ\text{C}$, $G = +1$, $V_S = 3.3\text{V}$, $V_{CM} = 1.65\text{V}$, $R_F = R_G = 365\Omega$, $R_L = 500\Omega$; ; Unless specified-**Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
I_S	Supply Current	$R_L = \infty$		8		mA

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.

Note 2: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$.

Note 3: The maximum output current (I_{OUT}) is determined by device power dissipation limitations.

Note 4: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$. All numbers apply for package soldered directly into a 2 layer PC board with zero air flow.

Note 5: Human body model: 1.5 k Ω in series with 100 pF. Machine model: 0 Ω in series with 200pF.

Note 6: Slew Rate is the average of the rising and falling edges.

Note 7: Typical numbers are the most likely parametric norm.

Note 8: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods.


Note 9: Negative input current implies current flowing out of the device.

Note 10: Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.

Note 11: Parameter is guaranteed by design.


Typical Performance Characteristics ($T_A = 25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $R_L = 500\Omega$, $R_F = 365\Omega$, $A_V = 1$; Unless Specified).

Frequency Response vs. Supply Voltage




20133214

Frequency Response




20133215

Frequency Response vs. V_{OUT}




20133216

Frequency Response vs. Capacitive Load




20133221

Suggested R_{OUT} vs. Cap Load



20133222


Suggested R_{OUT} vs. Cap Load



20133223


Typical Performance Characteristics ($T_A = 25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $R_L = 500\Omega$, $R_F = 365\Omega$, $A_V = 1$; Unless Specified). (Continued)

1 V_{PP} Pulse Response Single Ended Input




20133226

2 V_{PP} Pulse Response Single Ended Input




20133227

Large Signal Pulse Response




20133235

Output Common Mode Pulse Response




20133224

Distortion vs. Frequency



20133228


Distortion vs. Frequency



20133229


Typical Performance Characteristics ($T_A = 25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $R_L = 500\Omega$, $R_F = 365\Omega$, $A_V = 1$; Unless Specified). (Continued)

Distortion vs. Frequency




20133236

Distortion vs. Supply Voltage (Split Supplies)




20133238


Distortion vs. Supply Voltage (Single Supply)



20133237


Maximum V_{OUT} vs. I_{OUT} 

20133230

Minimum V_{OUT} vs. I_{OUT} 

20133231


Closed Loop Output Impedance



20133217


Typical Performance Characteristics $(T_A = 25^\circ\text{C}, V_S = \pm 5\text{V}, R_L = 500\Omega, R_F = 365\Omega, A_V = 1; \text{ Unless Specified}).$ (Continued)

Closed Loop Output Impedance




20133218

Closed Loop Output Impedance




20133239

PSRR




20133219

PSRR




20133220

CMRR



20133233

Balance Error



20133213


Application Section

The LMH6551 is a fully differential amplifier designed to provide low distortion amplification to wide bandwidth differential signals. The LMH6551, though fully integrated for ultimate balance and distortion performance, functionally provides three channels. Two of these channels are the V^+ and V^- signal path channels, which function similarly to inverting mode operational amplifiers and are the primary signal paths. The third channel is the common mode feedback circuit. This is the circuit that sets the output common mode as well as driving the V^+ and V^- outputs to be equal magnitude and opposite phase, even when only one of the two input channels is driven. The common mode feedback circuit allows single ended to differential operation.

The LMH6551 is a voltage feedback amplifier with gain set by external resistors. Output common mode voltage is set by the V_{CM} pin. This pin should be driven by a low impedance reference and should be bypassed to ground with a 0.1 μF ceramic capacitor. Any signal coupling into the V_{CM} will be passed along to the output and will reduce the dynamic range of the amplifier.

FULLY DIFFERENTIAL OPERATION

The LMH6551 will perform best when used with split supplies and in a fully differential configuration. See Figure 1 and Figure 3 for recommend circuits.




20133204

FIGURE 1. Typical Application

The circuit shown in Figure 1 is a typical fully differential application as might be used to drive an ADC. In this circuit closed loop gain, $(A_V) = V_{OUT}/V_{IN} = R_F/R_G$. For all the applications in this data sheet V_{IN} is presumed to be the voltage presented to the circuit by the signal source. For differential signals this will be the difference of the signals on each input (which will be double the magnitude of each individual signal), while in single ended inputs it will just be the driven input signal.

The resistors R_O help keep the amplifier stable when presented with a load C_L as is typical in an analog to digital converter (ADC). When fed with a differential signal, the LMH6551 provides excellent distortion, balance and common mode rejection provided the resistors R_F , R_G and R_O are well matched and strict symmetry is observed in board layout. With a DC CMRR of over 80dB, the DC and low frequency CMRR of most circuits will be dominated by the external resistors and board trace resistance. At higher fre-

quencies board layout symmetry becomes a factor as well. Precision resistors of at least 0.1% accuracy are recommended and careful board layout will also be required.




GAIN = 2

20133202

FIGURE 2. Fully Differential Cable Driver

With up to 15 V_{PP} differential output voltage swing and 80 mA of linear drive current the LMH6551 makes an excellent cable driver as shown in Figure 2. The LMH6551 is also suitable for driving differential cables from a single ended source.




$$\text{SET } R_M = R_T || R_S$$

$$\text{SET } R_T = \frac{1}{\left(\frac{1}{R_S} - \frac{1}{R_{IN}}\right)} \quad R_{IN} = \frac{R_G}{1 - \left(\frac{R_F}{2 * (R_F + R_G)}\right)}$$

20133210


FIGURE 3. Single Ended in Differential Out

Application Section (Continued)



20133201

FIGURE 4. Split Supply Bypassing Capacitors



20133212

FIGURE 5. Single Supply Bypassing Capacitors

The LMH6551 requires supply bypassing capacitors as shown in *Figure 4* and *Figure 5*. The 0.01 μF and 0.1 μF capacitors should be leadless SMT ceramic capacitors and should be no more than 3 mm from the supply pins. The SMT capacitors should be connected directly to a ground plane. Thin traces or small vias will reduce the effectiveness of bypass capacitors. Also shown in both figures is a capacitor from the V_{CM} pin to ground. The V_{CM} pin is a high impedance input to a buffer which sets the output common mode voltage. Any noise on this input is transferred directly to the output. Output common mode noise will result in loss of dynamic range, degraded CMRR, degraded Balance and higher distortion. The V_{CM} pin should be bypassed even if the pin is not used. There is an internal resistive divider on chip to set the output common mode voltage to the mid point of the supply pins. The impedance looking into this pin is approximately 25k Ω . If a different output common mode voltage is desired drive this pin with a clean, accurate voltage reference.

Application Section (Continued)

SINGLE ENDED INPUT TO DIFFERENTIAL OUTPUT

The LMH6551 provides excellent performance as an active balun transformer. *Figure 3* shows a typical application where an LMH6551 is used to produce a differential signal from a single ended source.

In single ended input operation the output common mode voltage is set by the V_{CM} pin as in fully differential mode. In this mode the common mode feedback circuit must also, recreate the signal that is not present on the unused differential input pin. The performance chart titled "Balance Error" is the measurement of the effectiveness of the amplifier as a transformer. The common mode feedback circuit is responsible for ensuring balanced output with a single ended input. Balance error is defined as the amount of input signal that couples into the output common mode. It is measured as a the undesired output common mode swing divided by the signal on the input. Balance error when the amplifier is driven with a differential signal is nearly unmeasurable if the resistors and board are well matched. Balance error can be caused by either a channel to channel gain error, or phase error. Either condition will produce a common mode shift. The chart titled "Balance Error" measures the balance error with a single ended input as that is the most demanding mode of operation for the amplifier.


Supply and V_{CM} pin bypassing is also critical in this mode of operation. See the above section on FULLY DIFFERENTIAL OPERATION for bypassing recommendations.

SINGLE SUPPLY OPERATION

The input stage of the LMH6551 has a built in offset of 0.7V towards the lower supply to accommodate single supply operation with single ended inputs. As shown in *Figure 6*, the input common mode voltage is less than the output common voltage. It is set by current flowing through the feedback network from the device output. The input common mode range of 0.4V to 3.2V places constraints on gain settings. Possible solutions to this limitation include AC coupling the input signal, using split power supplies and limiting stage gain. AC coupling with single supply is shown in *Figure 7*.

In *Figure 6* below closed loop gain = $A_V = R_F/R_G$. Please note that in single ended to differential operation V_{IN} is measured single ended while V_{OUT} is measured differentially. This means that gain is really 1/2 or 6 dB less when measured on either of the output pins separately.

$$V_{ICM} = \text{Input common mode voltage} = (V_{IN}^+ + V_{IN}^-)/2.$$




$$*V_{CM} = \frac{V_{O1} + V_{O2}}{2} \quad * \text{BY DESIGN}$$

$$V_{ICM} = V_{OCM} * \frac{(R_G + R_M)}{(R_G + R_M + R_F)} \approx \frac{V_{OCM}}{1 + A_V} \quad \text{WHERE } R_M \ll R_G$$

20133211

FIGURE 6. Relating A_V to Input/Output Common Mode Voltages



$$*V_{CM} = \frac{V_{O1} + V_{O2}}{2} \quad * \text{BY DESIGN}$$

$$V_{ICM} = V_{OCM}$$

$$V_{ICM} = \frac{V_{I1} + V_{I2}}{2}$$

20133209

FIGURE 7. AC Coupled for Single Supply Operation

DRIVING ANALOG TO DIGITAL CONVERTERS

Analog to digital converters (ADC) present challenging load conditions. They typically have high impedance inputs with large and often variable capacitive components. As well, there are usually current spikes associated with switched capacitor or sample and hold circuits. *Figure 8* shows a typical circuit for driving an ADC. The two 56Ω resistors serve to isolate the capacitive loading of the ADC from the amplifier and ensure stability. In addition, the resistors form part of a low pass filter which helps to provide anti alias and noise reduction functions. The two 39 pF capacitors help to smooth the current spikes associated with the internal switching circuits of the ADC and also are a key component in the low pass filtering of the ADC input. In the circuit of *Figure 8* the cutoff frequency of the filter is $1/(2 * \pi * 56\Omega * (39 \text{ pF} + 14 \text{ pF})) = 53 \text{ MHz}$ (which is slightly less than the sampling frequency). Note that the ADC input capacitance must be factored into the frequency response of the input filter, and that being a differential input the effective input capacitance is double. Also as shown in *Figure 8* the input capacitance to many ADCs is variable based on the clock cycle. See the data sheet for your particular ADC for details.

Application Section (Continued)




FIGURE 8. Driving an ADC

The amplifier and ADC should be located as closely together as possible. Both devices require that the filter components be in close proximity to them. The amplifier needs to have minimal parasitic loading on the output traces and the ADC is sensitive to high frequency noise that may couple in on its input lines. Some high performance ADCs have an input stage that has a bandwidth of several times its sample rate. The sampling process results in all input signals presented to the input stage mixing down into the Nyquist range (DC to $F_s/2$). See AN-236 for more details on the subsampling process and the requirements this imposes on the filtering necessary in your system.

$$V_L = \frac{V_{IN} * A_V * N}{\left(\frac{2 R_{OUT} * N^2}{R_L} + 1 \right)}$$

WHERE V_{IN} = DIFFERENTIAL INPUT VOLTAGE

$$N = \text{TRANSFORMER TURNS RATIO} = \left(\frac{\text{SECONDARY}}{\text{PRIMARY}} \right)$$

A_V = CLOSED LOOP AMPLIFIER GAIN

R_{OUT} = SERIES OUTPUT MATCHING RESISTOR

R_L = LOAD RESISTOR

V_L = VOLTAGE ACROSS LOAD RESISTOR


20133232

FIGURE 10. Calculating Transformer Circuit Net Gain

USING TRANSFORMERS

Transformers are useful for impedance transformation as well as for single to differential, and differential to single ended conversion. A transformer can be used to step up the output voltage of the amplifier to drive very high impedance loads as shown in Figure 9. Figure 11 shows the opposite case where the output voltage is stepped down to drive a low impedance load.

Transformers have limitations that must be considered before choosing to use one. Compared to a differential amplifier, the most serious limitations of a transformer are the inability to pass DC and balance error (which causes distortion and gain errors). For most applications the LMH6551 will have adequate output swing and drive current and a transformer will not be desirable. Transformers are used primarily to interface differential circuits to 50Ω single ended test equipment to simplify diagnostic testing.




$A_V = 2$

20133207

FIGURE 9. Transformer Out High Impedance Load


Application Section (Continued)



$$A_V = 1$$

20133206

FIGURE 11. Transformer Out Low Impedance Load



$$\text{GAIN} = 1$$

C_1 IS NOT REQUIRED IF $V_{CM} = \text{GROUND}$

20133203

FIGURE 12. Driving 50Ω Test Equipment

CAPACITIVE DRIVE

As noted in the Driving ADC section, capacitive loads should be isolated from the amplifier output with small valued resistors. This is particularly the case when the load has a resistive component that is 500Ω or higher. A typical ADC has capacitive components of around 10 pF and the resistive component could be 1000Ω or higher. If driving a transmission line, such as 50Ω coaxial or 100Ω twisted pair, using matching resistors will be sufficient to isolate any subsequent capacitance. For other applications see the "Suggested Rout vs. Cap Load" charts in the Typical Performance Characteristics section.

POWER DISSIPATION

The LMH6551 is optimized for maximum speed and performance in the small form factor of the standard SOIC package, and is essentially a dual channel amplifier. To ensure maximum output drive and highest performance, thermal shutdown is not provided. Therefore, it is of utmost importance to make sure that the T_{JMAX} is never exceeded due to the overall power dissipation.

Follow these steps to determine the Maximum power dissipation for the LMH6551:

1. Calculate the quiescent (no-load) power: $P_{AMP} = I_{CC} \cdot (V_S)$, where $V_S = V^+ - V^-$. (Be sure to include any current through the feedback network if V_{OCM} is not mid rail.)
2. Calculate the RMS power dissipated in each of the output stages: $P_D (\text{rms}) = \text{rms} ((V_S - V_{OUT}^+) \cdot I_{OUT}^+) + \text{rms} ((V_S - V_{OUT}^-) \cdot I_{OUT}^-)$, where V_{OUT} and I_{OUT} are the voltage and the current measured at the output pins of the differential amplifier as if they were single ended amplifiers and V_S is the total supply voltage.
3. Calculate the total RMS power: $P_T = P_{AMP} + P_D$.

The maximum power that the LMH6551 package can dissipate at a given temperature can be derived with the following equation:

$P_{MAX} = (150^\circ - T_{AMB}) / \theta_{JA}$, where T_{AMB} = Ambient temperature ($^\circ\text{C}$) and θ_{JA} = Thermal resistance, from junction to ambient, for a given package ($^\circ\text{C}/\text{W}$). For the SOIC package θ_{JA} is 150 $^\circ\text{C}/\text{W}$.

NOTE: If V_{CM} is not 0V then there will be quiescent current flowing in the feedback network. This current should be included in the thermal calculations and added into the quiescent power dissipation of the amplifier.

ESD PROTECTION

The LMH6551 is protected against electrostatic discharge (ESD) on all pins. The LMH6551 will survive 2000V Human Body model and 200V Machine model events. Under normal operation the ESD diodes have no effect on circuit performance. There are occasions, however, when the ESD diodes will be evident. If the LMH6551 is driven by a large signal while the device is powered down the ESD diodes will conduct. The current that flows through the ESD diodes will either exit the chip through the supply pins or will flow through the device, hence it is possible to power up a chip with a large signal applied to the input pins. Using the shutdown mode is one way to conserve power and still prevent unexpected operation.

BOARD LAYOUT

The LMH6551 is a very high performance amplifier. In order to get maximum benefit from the differential circuit architecture board layout and component selection is very critical. The circuit board should have low inductance ground plane and well bypassed broad supply lines. External components should be leadless surface mount types. The feedback network and output matching resistors should be composed of short traces and precision resistors (0.1%). The output matching resistors should be placed within 3-4 mm of the amplifier as should the supply bypass capacitors. The LMH730154 evaluation board is an example of good layout techniques. Evaluation boards are available free of charge through the product folder on National's web site.

The LMH6551 is sensitive to parasitic capacitances on the amplifier inputs and to a lesser extent on the outputs as well. Ground and power plane metal should be removed from beneath the amplifier and from beneath R_F and R_G .

With any differential signal path symmetry is very important. Even small amounts of asymmetry will contribute to distortion and balance errors.

Application Section (Continued)

EVALUATION BOARD

Generally, a good high frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15 for more information). National Semiconductor suggests the following




evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization:

Device	Package	Evaluation Board Part Number
LMH6551MA	SOIC	LMH730154



These evaluation boards can be shipped when a device sample request is placed with National Semiconductor.

Physical Dimensions inches (millimeters)


unless otherwise noted



8-Pin SOIC
NS Package Number M08A



LAND PATTERN RECOMMENDATION



CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS

MUA08A (Rev E)

8-Pin MSOP
NS Package Number MUA08A

Notes

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europa.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560