National Semiconductor

November 1994

# LMC6032 CMOS Dual Operational Amplifier

### **General Description**

The LMC6032 is a CMOS dual operational amplifier which can operate from either a single supply or dual supplies. Its performance features include an input common-mode range that reaches ground, low input bias current, and high voltage gain into realistic loads, such as 2  $k\Omega$  and  $600\Omega.$ 

This chip is built with National's advanced Double-Poly Silicon-Gate CMOS process.

See the LMC6034 datasheet for a CMOS quad operational amplifier with these same features. For higher performance characteristics refer to the LMC662.

### **Features**


- $\blacksquare$  Specified for 2 k $\!\Omega$  and 600 $\!\Omega$  loads
- High voltage gain: 126 dB

- Low offset voltage drift: 2.3 µV/°C
- Ultra low input bias current: 40 fA
- Input common-mode range includes V<sup>-</sup>
- Operating range from +5V to +15V supply
- I<sub>SS</sub> = 400 μA/amplifier; independent of V<sup>+</sup>
- Low distortion: 0.01% at 10 kHz
- Slew rate: 1.1 V/µs
- Improved performance over TLC272

### **Applications**

- High-impedance buffer or preamplifier
- Current-to-voltage converter
- Long-term integrator
- Sample-and-hold circuit
- Medical instrumentation

### **Connection Diagram**



### **Ordering Information**

Temperature Range	Package	NSC Drawing	Transport Media
Industrial			
$-40^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq +85^{\circ}\text{C}$			
LMC6032IN	8-Pin	N08E	Rail
	Molded DIP		
LMC6032IM	8-Pin	M08A	Rail
	Small Outline		Tape and Reel

### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{lll} \mbox{Differential Input Voltage} & \pm \mbox{Supply Voltage} \\ \mbox{Supply Voltage } (\mbox{V}^+ - \mbox{V}^-) & 16\mbox{V} \\ \mbox{Output Short Circuit to V}^+ & (\mbox{Note 10}) \\ \mbox{Output Short Circuit to V}^- & (\mbox{Note 2}) \\ \mbox{Lead Temperature} & \end{array}$ 

(Soldering, 10 sec.) 260°C
Storage Temperature Range -65°C to +150°C
Junction Temperature 150°C

FSD Telegraps (Note 4)

ESD Tolerance (Note 4) 1000V Power Dissipation (Note 3) Voltage at Output/Input Pin  $(V^+) + 0.3V$ ,  $(V^-) - 0.3V$ Current at Output Pin  $\pm 18$  mA
Current at Input Pin  $\pm 5$  mA
Current at Power Supply Pin 35 mA

### **Operating Ratings** (Note 1)

8-Pin DIP 101°C/W 8-Pin SO 165°C/W

### **DC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J$  = 25°C. **Boldface** limits apply at the temperature extremes. V<sup>+</sup> = 5V, V<sup>-</sup> = GND = 0V, V<sub>CM</sub> = 1.5V, V<sub>OUT</sub> = 2.5V and R<sub>L</sub> > 1M unless otherwise specified.

Symbol	Parameter	Conditions	Typical (Note 5)	LMC6032I Limit (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage		1	9	mV
				11	max
$\Delta V_{OS}/\Delta T$	Input Offset Voltage		2.3		μV/°C
	Average Drift				
I <sub>B</sub>	Input Bias Current		0.04		pА
				200	max
I <sub>os</sub>	Input Offset Current		0.01		pA
				100	max
R <sub>IN</sub>	Input Resistance		>1		TeraΩ
CMRR	Common Mode	0V ≤ V <sub>CM</sub> ≤ 12V	83	63	dB
	Rejection Ratio	V <sup>+</sup> = 15V		60	min
+PSRR	Positive Power Supply	5V ≤ V <sup>+</sup> ≤ 15V	83	63	dB
	Rejection Ratio	V <sub>O</sub> = 2.5V		60	min
-PSRR	Negative Power Supply	0V ≤ V <sup>-</sup> ≤ −10V	94	74	dB
	Rejection Ratio			70	min
V <sub>CM</sub>	Input Common-Mode	V+ = 5V & 15V	-0.4	-0.1	V
	Voltage Range	For CMRR ≥ 50 dB		0	max
			V+ - 1.9	V+ - 2.3	V
				V+ - 2.6	min
A <sub>V</sub>	Large Signal	$R_L = 2 k\Omega \text{ (Note 7)}$	2000	200	V/mV
	Voltage Gain	Sourcing		100	min
		Sinking	500	90	V/mV
				40	min
		$R_L = 600\Omega$ (Note 7)	1000	100	V/mV
		Sourcing		75	min
		Sinking	250	50	V/mV
				20	min

www.national.com 2

### DC Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for  $T_J$  = 25°C. **Boldface** limits apply at the temperature extremes. V<sup>+</sup> = 5V, V<sup>-</sup> = GND = 0V, V<sub>CM</sub> = 1.5V, V<sub>OUT</sub> = 2.5V and R<sub>L</sub> > 1M unless otherwise specified.

Symbol	Parameter	Conditions	Typical (Note 5)	LMC6032I Limit (Note 6)	Units
Vo	Output Voltage Swing	V+ = 5V	4.87	4.20	V
		$R_L = 2 k\Omega$ to 2.5V		4.00	min
			0.10	0.25	V
				0.35	max
		V+ = 5V	4.61	4.00	V
		$R_{L} = 600\Omega \text{ to } 2.5V$		3.80	min
			0.30	0.63	V
				0.75	max
		V+ = 15V	14.63	13.50	V
		$R_L = 2 k\Omega$ to 7.5V		13.00	min
			0.26	0.45	V
				0.55	max
		V+ = 15V	13.90	12.50	V
		$R_{L} = 600\Omega \text{ to } 7.5V$		12.00	min
			0.79	1.45	V
				1.75	max
I <sub>O</sub>	Output Current	V+ = 5V	22	13	mA
		Sourcing, V <sub>O</sub> = 0V		9	min
		Sinking, V <sub>O</sub> = 5V	21	13	mA
				9	min
		V <sup>+</sup> = 15V	40	23	mA
		Sourcing, V <sub>O</sub> = 0V		15	min
		Sinking, V <sub>O</sub> = 13V	39	23	mA
		(Note 10)		15	min
I <sub>s</sub>	Supply Current	Both Amplifiers	0.75	1.6	mA
		V <sub>O</sub> = 1.5V		1.9	max

### **AC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J$  = 25°C. **Boldface** limits apply at the temperature extremes.  $V^+$  = 5V,  $V^-$  = GND = 0V,  $V_{CM}$  = 1.5V,  $V_{OUT}$  = 2.5V and  $R_L$  > 1M unless otherwise specified.

Symbol	Parameter	Conditions	Typical (Note 5)	LMC6032I Limit (Note 6)	Units
SR	Slew Rate	(Note 8)	1.1	0.8 <b>0.4</b>	V/µs min
GBW	Gain-Bandwidth Product		1.4	-	MHz
φм	Phase Margin		50		Deg
G <sub>M</sub>	Gain Margin		17		dB
	Amp-to-Amp Isolation	(Note 9)	130		dB
e <sub>n</sub>	Input-Referred Voltage Noise	F = 1 kHz	22		nV/√Hz
i <sub>n</sub>	Input-Referred Current Noise	F = 1 kHz	0.0002		pA/√Hz
THD	Total Harmonic Distortion	F = 10 kHz, $A_V = -10$ $R_L = 2 k\Omega$ , $V_O = 8 V_{PP}$ ±5V Supply	0.01		%

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to component may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of  $\pm 30$  mA over long term may adversely affect reliability.

Note 3: The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A)/\theta_{JA}$ .

Note 4: Human body model, 100 pF discharged through a 1.5 k $\Omega$  resistor.

Note 5: Typical values represent the most likely parametric norm.

Note 6: All limits are guaranteed at room temperature (standard type face) or at operating temperature extremes (bold type face).

 $\textbf{Note 7: V}^{+} = 15 \text{V, V}_{CM} = 7.5 \text{V, and R}_{L} \text{ connected to 7.5 V. For Sourcing tests, } 7.5 \text{V} \leq \text{V}_{O} \leq 11.5 \text{V. For Sinking tests, } 2.5 \text{V} \leq \text{V}_{O} \leq 7.5 \text{V.}$ 

Note 8: V+ = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.

Note 9: Input referred. V<sup>+</sup> = 15V and R<sub>L</sub> = 10 k $\Omega$  connected to V<sup>+</sup>/2. Each amp excited in turn with 1 kHz to produce V<sub>O</sub> = 13 V<sub>PP</sub>.


 $\textbf{Note 10:} \ \ \text{Do not connect output to $V^+$, when $V^+$ is greater than 13V or reliability may be adversely affected.}$ 

Note 11: For operating at elevated temperatures the device must be derated based on the thermal resistance  $\theta_{JA}$  with  $P_D = (T_J - T_A)/\theta_{JA}$ .


Note 12: All numbers apply for packages soldered directly into a PC board.

# Typical Performance Characteristics $V_S = \pm 7.5 V$ , $T_A = 25^{\circ} C$ unless otherwise specified


# Supply Current vs Supply Voltage




### Input Bias Current




### Output Characteristics Current Sinking




### Output Characteristics Current Sourcing




# Input Voltage Noise vs Frequency




### CMRR vs Frequency




# Open-Loop Frequency Response



# Frequency Response vs Capacitive Load




# Non-Inverting Large Signal Pulse Response




### Typical Performance Characteristics $V_S = \pm 7.5V$ , $T_A = 25^{\circ}C$ unless otherwise specified (Continued)

### Stability vs Capacitive Load



### Stability vs Capacitive Load



Note 13: Avoid resistive loads of less than  $500\Omega$ , as they may cause instability.

### **Application Hints**

### **AMPLIFIER TOPOLOGY**

The topology chosen for the LMC6032, shown in Figure 1, is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow a larger output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via  $C_{\rm f}$  and  $C_{\rm ff}$ ) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward




FIGURE 1. LMC6032 Circuit Topology (Each Amplifier)

The large signal voltage gain while sourcing is comparable to traditional bipolar op amps, even with a 600 $\Omega$  load. The gain while sinking is higher than most CMOS op amps, due to the additional gain stage; however, under heavy load (600 $\Omega$ ) the gain will be reduced as indicated in the Electrical Characteristics.

### COMPENSATING INPUT CAPACITANCE

The high input resistance of the LMC6032 op amps allows the use of large feedback and source resistor values without losing gain accuracy due to loading. However, the circuit will be especially sensitive to its layout when these large-value resistors are used.

Every amplifier has some capacitance between each input and AC ground, and also some differential capacitance between the inputs. When the feedback network around an amplifier is resistive, this input capacitance (along with any additional capacitance due to circuit board traces, the socket, etc.) and the feedback resistors create a pole in the feedback path. In the following General Operational Amplifier Circuit, *Figure 2*, the frequency of this pole is

$$f_p = \frac{1}{2\pi C_0 B_p}$$

where  $C_S$  is the total capacitance at the inverting input, including amplifier input capacitance and any stray capacitance from the IC socket (if one is used), circuit board traces, etc., and  $R_P$ is the parallel combination of  $R_F$  and  $R_{\rm IN}$ . This formula, as well as all formulae derived below, apply to inverting and non-inverting op-amp configurations.

When the feedback resistors are smaller than a few  $k\Omega$ , the frequency of the feedback pole will be quite high, since  $C_s$  is generally less than 10 pF. If the frequency of the feedback pole is much higher than the "ideal" closed-loop bandwidth (the nominal closed-loop bandwidth in the absence of  $C_s$ ), the pole will have a negligible effect on stability, as it will add only a small amount of phase shift.

However, if the feedback pole is less than approximately 6 to 10 times the "ideal" -3 dB frequency, a feedback capacitor,  $C_F$ , should be connected between the output and the inverting input of the op amp. This condition can also be stated in terms of the amplifier's low-frequency noise gain: To maintain stability, a feedback capacitor will probably be needed if

$$\left(\frac{\mathsf{R}_\mathsf{F}}{\mathsf{R}_\mathsf{IN}} + 1\right) \le \sqrt{6 \times 2\pi \times \mathsf{GBW} \times \mathsf{R}_\mathsf{F} \times \mathsf{C}_\mathsf{S}}$$

www.national.com

### Application Hints (Continued)

where

$$\left(\frac{R_F}{R_{IN}} + 1\right)$$

is the amplifier's low-frequency noise gain and GBW is the amplifier's gain bandwidth product. An amplifier's low-frequency noise gain is represented by the formula

$$\left(\frac{R_F}{R_{IN}}+1\right)$$

regardless of whether the amplifier is being used in an inverting or non-inverting mode. Note that a feedback capacitor is more likely to be needed when the noise gain is low and/or the feedback resistor is large.

If the above condition is met (indicating a feedback capacitor will probably be needed), and the noise gain is large enough that:

$$\left(\frac{\mathsf{R}_F}{\mathsf{R}_{\mathsf{IN}}} + 1\right) \geq 2\sqrt{\mathsf{GBW} \times \mathsf{R}_F \times \mathsf{C}_S}$$
 ,

the following value of feedback capacitor is recommended:

$$C_{F} = \frac{C_{S}}{2\left(\frac{R_{F}}{R_{IN}} + 1\right)}$$

lf


$$\left(\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}} + 1\right) < 2\sqrt{\mathsf{GBW} \times \mathsf{R}_{\mathsf{F}} \times \mathsf{C}_{\mathsf{S}}}$$
 ,

the feedback capacitor should be:

$$C_F = \sqrt{\frac{C_S}{GBW \times R_F}}$$

Note that these capacitor values are usually significantly smaller than those given by the older, more conservative formula:

$$C_{F} = \frac{C_{S} R_{IN}}{R_{F}}$$



 $C_S$  consists of the amplifier's input capacitance plus any stray capacitance from the circuit board and socket.  $C_F$  compensates for the pole caused by  $C_S$  and the feedback resistor.

### FIGURE 2. General Operational Amplifier Circuit

Using the smaller capacitors will give much higher bandwidth with little degradation of transient response. It may be necessary in any of the above cases to use a somewhat

larger feedback capacitor to allow for unexpected stray capacitance, or to tolerate additional phase shifts in the loop, or excessive capacitive load, or to decrease the noise or bandwidth, or simply because the particular circuit implementation needs more feedback capacitance to be sufficiently stable. For example, a printed circuit board's stray capacitance may be larger or smaller than the breadboard's, so the actual optimum value for  $C_{\rm F}$  may be different from the one estimated using the breadboard. In most cases, the value of  $C_{\rm F}$  should be checked on the actual circuit, starting with the computed value.

### **CAPACITIVE LOAD TOLERANCE**

Like many other op amps, the LMC6032 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See the Typical Performance Characteristics.

The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable at low gains. As shown in Figure 3, the addition of a small resistor  $(50\Omega\ to\ 100\Omega)$  in series with the op amp's output, and a capacitor (5 pF to 10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus, larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation.




FIGURE 3. Rx, Cx Improve Capacitive Load Tolerance

Capacitive load driving capability is enhanced by using a pull up resistor to V+ (*Figure 4*). Typically a pull up resistor conducting 500  $\mu\text{A}$  or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).



FIGURE 4. Compensating for Large Capacitive Loads with a Pull Up Resistor

# PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6032, typically less

### **Application Hints** (Continued)

than 0.04 pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6032's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs. See Figure 5. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of  $10^{12}\Omega$ , which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMC6032's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of  $10^{11}\Omega$  would cause only 0.05 pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier's performance. See Figure 6a, Figure 6b, Figure 6c for typical connections of guard rings for standard op-amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 6d.





FIGURE 5. Example of Guard Ring in P.C. Board Layout




C 1

(d) Howland Current Pump FIGURE 6. Guard Ring Connections

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 7.

www.national.com

### **Application Hints** (Continued)



(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board.)

### FIGURE 7. Air Wiring

### **BIAS CURRENT TESTING**

The test method of Figure 8 is appropriate for bench-testing bias current with reasonable accuracy. To understand its operation, first close switch S2 momentarily. When S2 is opened, then

$$I_b{}^- = \frac{dV_{OUT}}{dt} \times C2.$$




FIGURE 8. Simple Input Bias Current Test Circuit

A suitable capacitor for C2 would be a 5 pF or 10 pF silver mica, NPO ceramic, or air-dielectric. When determining the magnitude of I<sub>b</sub>-, the leakage of the capacitor and socket must be taken into account. Switch S2 should be left shorted most of the time, or else the dielectric absorption of the capacitor C2 could cause errors.

Similarly, if S1 is shorted momentarily (while leaving S2 shorted)

$$I_b{}^+ = \frac{dV_{OUT}}{dt} \times (C1 + C_x)$$

where  $C_x$  is the stray capacitance at the + input.

### Typical Single-Supply Applications ( $V^+ = 5.0 V_{DC}$ )


Additional single-supply applications ideas can be found in the LM358 datasheet. The LMC6032 is pin-for-pin compatible with the LM358 and offers greater bandwidth and input resistance over the LM358. These features will improve the performance of many existing single-supply applications. Note, however, that the supply voltage range of the LMC6032 is smaller than that of the LM358.

and R4 = R7.

= 100 for circuit shown.

For good CMRR over temperature, low drift resistors should be used. Matching of R3 to R6 and R4 to R7 affects CMRR. Gain may be adjusted through R2. CMRR may be adjusted through R7.


### Instrumentation Amplifier



$$\frac{V_{OUT}}{V_{IN}} = \frac{R2 + 2R1}{R2} \times \frac{R4}{R5}$$

if R1 = R5; R3 = R6,

### Sine-Wave Oscillator




Oscillator frequency is determined by R1, R2, C1, and C2:  $f_{OSC} = 1/2\pi RC$ 

where R = R1 = R2 and C = C1 = C2.


# Typical Single-Supply Applications (V+ = 5.0 $V_{DC}$ ) (Continued)

This circuit, as shown, oscillates at 2.0 kHz with a peak-to-peak output swing of 4.0V.


### Low-Leakage Sample-and-Hold




### 1 Hz Square-Wave Oscillator



### **Power Amplifier**




### 10 Hz Bandpass Filter




f<sub>O</sub> = 10 Hz Q = 2.1 Gain = -8.8

### 1 Hz Low-Pass Filter (Maximally Flat, Dual Supply Only)




### 10 Hz High-Pass Filter



f<sub>c</sub> = 10 Hz d = 0.895Gain = 1 2 dB passband ripple

# **Typical Single-Supply Applications** ( $V^+ = 5.0 V_{DC}$ ) (Continued)


# High Gain Amplifier with Offset Voltage Reduction





Gain = -46.8

Output offset voltage reduced to the level of the input offset voltage of the bottom amplifier (typically 1 mV).










Small Outline Dual-In-Line Package (M) Order Number LMC6032IM NS Package Number M08A



Molded Dual-In-Line Package (N) Order Number LMC6032IN NS Package Number N08E

# LMC6032 CMOS Dual Operational Amplifier

### Notes

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor

Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 180-532 93 58
Italiano Tel: +49 (0) 180-532 43 68

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507