National Semiconductor

DS90CF581 LVDS Transmitter 24-Bit Color Flat Panel Display (FPD) Link

General Description


The DS90CF581 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmitted. At a transmit clock frequency of 40 MHz, 24 bits of RGB data and 4 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY, CNTL) are transmitted at a rate of 280 Mbps per LVDS data channel. Using a 40 MHz clock, the data throughput is 140 Megabytes per second. This transmitter is intended to interface to any of the FPD Link receivers.

The chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

Features

- Up to 140 Megabyte/sec Bandwidth
- Narrow bus reduces cable size and cost
- 290 mV swing LVDS devices for low EMI
- Low power CMOS design
- Power-down mode
- PLL requires no external components
- Low profile 56-lead TSSOP package
- Falling edge data strobe
- Compatible with TIA/EIA-644 LVDS standard

Block Diagrams




© 1998 National Semiconductor Corporation DS012486

www.national.com

DS90CF581 LVDS Transmitter 24-Bit Color Flat Panel Display (FPD) Link

June 1998



Abso	olute Maximum Rating	JS (Note 1)	DS	S90CF581					1.63W	
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.				ite Package: S90CF581			12.5 m		above +25°C	
	<i>,</i> ,		This	device does not n	neet 2000	V ESD	rating			
Supply Voltage (V _{CC}) -0.3 to +6V								(.,	
$\begin{array}{llllllllllllllllllllllllllllllllllll$		(00)	Recommended Operating							
	Dutput Short Circuit	to (V _{CC} + 0.3V)	Co	nditions						
Durat	•	continuous				Min	Nom	Мах	Units	
	n Temperature	+150°C	Supr	bly Voltage (V _{CC})		4.5	5.0	5.5	V	
Storage	Storage Temperature Range –65°C to +			Operating Free					-	
Lead Te	Lead Temperature			r Temperature (T _A)	-10	+25	+70	°C	
(Sold	(Soldering, 4 sec.)		Rece	Receiver Input Range		0		2.4	V	
Maximu	Maximum Package Power Dissipation @ +25°C			Supply Noise Voltage (V _{CC})				100	mV _{P-F}	
MTD56	(TSSOP) Package:									
	trical Characteristics commended operating supply and to Parameter		inless oti ondition	•	Min	Тур	M	ax	Units	
			onunion	13		тур		ал	Units	
V _{IH}	High Level Input Voltage				2.0		V	сс	V	
VIL	Low Level Input Voltage				GND			.8	V	
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA				-0.79		1.5	V	
	Input Current	V _{IN} = V _{CC} , GND	, 2.5V or	· 0.4V		±5.1	±	10	μA	
	RIVER DC SPECIFICATIONS				1					
V _{OD}	Differential Output Voltage	$R_1 = 100\Omega$			250	290	4	50	mV	
ΔV_{OD}	Change in V _{OD} between	-					3	35	mV	
	Complimentary Output States									
Vos	Offset Voltage (Note 5)				1.1	1.25	1.:	375	V	
ΔV _{os}	Change in V _{OS} between	1					3	35	mV	
	Complimentary Output States									
V _{он}	High Level Output Voltage	7				1.3	1	.6	V	
V _{OL}	Low Level Output Voltage	7			0.9	1.01			V	
los	Output Short Circuit Current	V _{OUT} = 0V, R _L =	= 100Ω			-2.9	-	-5	mA	
I _{oz}	Output TRI-STATE® Current	Power Down = 0	DV, V _{OUT}	= 0V or V_{CC}		±1	±	10	μA	
	ITTER SUPPLY CURRENT							L		
I _{CCTW}	Transmitter Supply Current,	R _L = 100Ω, C _L =	= 5 pF,	f = 32.5 MHz		34	5	51	mA	
	Worst Case	Worst Case Patt	ern	f = 37.5 MHz		36	5	53	mA	
		(Figure 1, Figure	9 <i>3</i>)							
I _{CCTG}	Transmitter Supply Current,	$R_{L} = 100\Omega, C_{L} =$	= 5 pF,	f = 32.5 MHz		27	4	17	mA	
	16 Grayscale	Grayscale Patter	'n	f = 37.5 MHz		28	4	18	mA	
		(Figure 2, Figure	,							
I _{CCTZ}	Transmitter Supply Current,	Power Down = L	_ow			1	2	25	μA	
		1					1			

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for V_{CC} = 5.0V and T_A = +25°C.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and ΔV_{OD}).

Note 4: ESD Rating: HBM (1.5 kΩ, 100 pF)

Power Down

 $\text{PLL V}_{\text{CC}} \geq 1000\text{V}$

All other pins ≥ 2000V


EIAJ (0 Ω , 200 pF) \ge 150V


Note 5: V_{OS} previously referred as V_{CM} .


Symbol	Parameter			Тур	Max	Units
LLHT	LVDS Low-to-High Transition Time (Figure 3)			0.75	1.5	ns
LHLT	LVDS High-to-Low Transition Time (Figure 3)			0.75	1.5	ns
TCIT	TxCLK IN Transition Time (Figure 4)				8	ns
TCCS	TxOUT Channel-to-Channel Skew (Note 6) (Figure 5)			350	ps	
TPPos0	Transmitter Output Pulse Position for Bit 0 (Figure 11)	f = 20 MHz	-200	150	350	ps
TPPos1	Transmitter Output Pulse Position for Bit 1		6.3	7.2	7.5	ns
TPPos2	Transmitter Output Pulse Position for Bit 2		12.8	13.6	14.6	ns
TPPos3	Transmitter Output Pulse Position for Bit 3		20	20.8	21.5	ns
TPPos4	Transmitter Output Pulse Position for Bit 4		27.2	28	28.5	ns
TPPos5	Transmitter Output Pulse Position for Bit 5		34.5	35.2	35.6	ns
TPPos6	Transmitter Output Pulse Position for Bit 6		42.2	42.6	42.9	ns
TPPos0	Transmitter Output Pulse Position for Bit 0 (Figure 11)	f = 40 MHz	-100	100	300	ps
TPPos1	Transmitter Output Pulse Position for Bit 1		2.9	3.3	3.9	ns
TPPos2	Transmitter Output Pulse Position for Bit 2		6.1	6.6	7.1	ns
TPPos3	Transmitter Output Pulse Position for Bit 3		9.7	10.2	10.7	ns
TPPos4	Transmitter Output Pulse Position for Bit 4		13	13.5	14.1	ns
TPPos5	Transmitter Output Pulse Position for Bit 5		17	17.4	17.8	ns
TPPos6	Transmitter Output Pulse Position for Bit 6		20.3	20.8	21.4	ns
TCIP	TxCLK IN Period (Figure 6)			Т	50	ns
TCIH	TxCLK IN High Time (Figure 6)			0.5T	0.65T	ns
TCIL	TxCLK IN Low Time (Figure 6)		0.35T	0.5T	0.65T	ns
TSTC	TxIN Setup to TxCLK IN (Figure 6)	f = 20 MHz	14			ns
	f = 40 MHz		8			ns
THTC	TxIN Hold to TxCLK IN (Figure 6)			2		ns
TCCD	TxCLK IN to TxCLK OUT Delay @ 25°C, V _{CC} = 5.0V (Figure 7)				9.7	ns
TPLLS	Transmitter Phase Lock Loop Set (Figure 8)				10	ms
TPDD	Transmitter Powerdown Delay (<i>Figure 10</i>)				100	ns


AC Timing Diagrams


· ·













.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.