

September 1986 Revised February 2000

#### **DM7476**

# **Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs**

#### **General Description**


This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is LOW the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is HIGH the J and K inputs are disabled. On the

negative transition of the clock, the data from the master is transferred to the slave. The logic state of J and K inputs must not be allowed to change while the clock is HIGH. The data is transferred to the outputs on the falling edge of the clock pulse. A LOW logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

#### **Ordering Code:**

Ore	der Number	Package Number	Package Description
DM7	476N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

#### **Connection Diagram**



### **Function Table**

		Inputs			Out	puts
PR	CLR	CLK	J	K	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	Х	X	Х	L	Н
L	L	Х	X	Х	Н	Н
					(Note 1)	(Note 1)
Н	Н	ᅩ	L	L	$Q_0$	$\overline{Q}_0$
Н	Н	ᅩ	Н	L	Н	L
Н	Н		L	Н	L	Н
Н	Н	∽	Н	Н	Tog	ggle

H = HIGH Logic Level

L = LOW Logic Level

X = Either LOW or HIGH Logic Level

\_n\_ = Positive pulse data. The J and K inputs must be held constant while the clock is HIGH. Data is transferred to the outputs on the falling edge of the clock pulse.

 $\mathbf{Q}_0 = \text{The output logic level before the indicated input conditions were established.}$ 

Toggle = Each output changes to the complement of its previous level on each complete active HIGH level clock pulse.

Note 1: This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (HIGH) level.

#### Absolute Maximum Ratings(Note 2)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range  $0^{\circ}\text{C to } + 70^{\circ}\text{C}$  Storage Temperature Range  $-65^{\circ}\text{C to } + 150^{\circ}\text{C}$ 

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings.

The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### **Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units		
V <sub>CC</sub>	Supply Voltage		4.75	5	5.25	V		
V <sub>IH</sub>	HIGH Level Inpu	HIGH Level Input Voltage				V		
V <sub>IL</sub>	LOW Level Inpu	it Voltage			0.8	V		
I <sub>ОН</sub>	HIGH Level Out	put Current			-0.4	mA		
I <sub>OL</sub>	LOW Level Out	LOW Level Output Current			16	mA		
f <sub>CLK</sub>	Clock Frequency (Note 3)		0		15	MHz		
t <sub>W</sub>	Pulse Width	Clock HIGH	20					
	(Note 3)	Clock LOW	47					
		Preset LOW	25			ns		
		Clear LOW	25					
t <sub>SU</sub>	Input Setup Time (Note 3)(Note 4)		0↑			ns		
t <sub>H</sub>	Input Hold Time (Note 3)(Note 4)		0↓			ns		
T <sub>A</sub>	Free Air Operating Temperature		0		70	°C		

Note 3:  $T_A = 25$ °C and  $V_{CC} = 5V$ .

Note 4: The symbol  $(\uparrow, \downarrow)$  indicates the edge of the clock pulse is used for reference  $(\uparrow)$  for rising edge,  $(\downarrow)$  for falling edge.

#### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 5)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	V
V <sub>OH</sub>	HIGH Level	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max		2.4	3.4		V
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		2.4	3.4		V
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max			0.2	0.4	V
	Output Voltage	$V_{IH} = Min, V_{IL} = Max$			0.2	0.4	V
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I <sub>IH</sub>	HIGH Level	V <sub>CC</sub> = Max	J, K			40	
	Input Current	$V_I = 2.4V$	Clock			80	^
			Clear			80	μΑ
			Preset			80	
I <sub>IL</sub>	LOW Level	V <sub>CC</sub> = Max	J, K			-1.6	
	Input Current	$V_I = 0.4V$	Clock			-3.2	mA
		(Note 6)	Clear			-3.2	IIIA
			Preset			-3.2	
Ios	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 7)	•	-18		-55	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 8)			18	34	mA

Note 5: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Note 6: Clear is measured with preset HIGH and preset is measured with clear HIGH.

Note 7: Not more than one output should be shorted at a time.

Note 8: With all outputs OPEN,  $I_{CC}$  is measured with the Q and  $\overline{Q}$  outputs HIGH in turn. At the time of measurement the clock input is grounded.

## **Switching Characteristics**

at  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ 

Symbol	Parameter	From (Input)	$R_L = 400\Omega$ ,	Units	
	Farameter	To (Output)	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency		15		MHz
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Preset to Q		40	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Preset to Q		25	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Clear to Q		40	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Clear to Q		25	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Q or Q		40	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Q or Q		25	ns

#### Physical Dimensions inches (millimeters) unless otherwise noted 0.740 - 0.780 0.090 (18.80 - 19.81)(2.286)15 14 13 12 11 10 9 **16 15 1** INDEX AREA 0.250 ± 0.010 $(6.350 \pm 0.254)$ PIN NO. 1 PIN NO. 1 2 3 4 5 6 7 8 1 2 \_ IDENT IDENT OPTION 01 OPTION 02 0.065 $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ $\frac{0.060}{(1.524)}$ 4° TYP 0.300 - 0.320 (1.651)OPTIONAL (7.620 <del>-</del> 8.128) 0.145 - 0.200 (3.683 - 5.080) 95°±5° $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 900 + 40 TYP 0.020 0.280 (0.508)0.125 - 0.150 (3.175 - 3.810) (7.112) MIN $(0.762 \pm 0.381)$ $\frac{0.014 - 0.023}{(0.356 - 0.584)}$ 0.100 ± 0.010 (0.325 +0.040 -0.015 $(2.540 \pm 0.254)$ 0.050 ± 0.010 (1.270 ± 0.254) N16E (REV F)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com