National Semiconductor

COP404LSN-5 ROMIess N-Channel Microcontrollers

General Description

The COP404LSN-5 ROMless Microcontroller is a member of the COPSTM family, fabricated using N-channel, silicon gate MOS technology. The COP404LSN-5 contains CPU, RAM, I/O and is identical to a COP444L device except the ROM has been removed and pins have been added to output the ROM address and to input the ROM data. In a system the COP404LSNN-5 will perform exactly as the COP444L. This important benefit facilitates development and debug of a COP program prior to masking the final part. The COP404LSN-5 is also appropriate in low volume applications, or when the program might be changing. The COP404LSN-5 may be used to emulate the COP444L, COP445L, COP420L, and the COP421L.

Use COP404LSN-5 in volume applications. For extended temperature range (-40° C to $+85^{\circ}$ C), COP304L is available on a special order basis.

Features

- Exact circuit equivalent of COP444L
- Low cost
- Powerful instruction set
- 128 x 4 RAM, addresses 2048 x 8 ROM
- True vectored interrupt, plus restart
- Three-level subroutine stack
- 16 µs instruction time
- Single supply operation (4.5V-5.5V)
- Low current drain (16 mA max)
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRE™ compatible serial I/O
- General purpose outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of COP400 family

Block Diagram




FIGURE 1

TL/DD/8817-1

7

Absolute Maximum Ratings

if Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin Relative to GND

-0.5V to +10V

Ambient Operating Temperature

0°C to +70°C

Ambient Storage Temperature

-65°C to +150°C

Lead Temperature (Soldering, 10 sec.)

300°C

Power Dissipation

0.75W at 25°C

0.4W at 70°C

Total Source Current

Total Sink Current

120 mA 140 mA

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics

4.5V \leq V_{CC} \leq 5.5V; 0°C \leq T_A \leq 70°C

Parameter	Conditions	Min	Max	Units
Operating Voltage (V _{CC})	(Note 2)	4.5	5.5	٧
Power Supply Ripple	Peak to Peak		0.5	٧
Operating Supply Current	All Inputs and Outputs Open		16	mA
Input Voltage Levels				
CKI Input Levels				
Crystal input				
Logic High (V _{iH})		2.0		٧
Logic Low (VIL)		-0.3	0.4	٧
RESET Input Levels	Schmitt Trigger Input			
Logic High		0.7 V _{CC}		٧
Logic Low		-0.3	0.6	V
IP0-IP7, SI Input Levels				
Logic High	V _{CC} = 5.5V	2.4		V
Logic High	$V_{CC} = 5V \pm 5\%$	2.0		V
Logic Low		-0.3	0.8	V
All Other Inputs				
Logic High	High Trip Level Options	3.6		٧
Logic Low	Selected	-0.3	1.2	V
Input Capacitance			7	pF
Output Voltage Levels	· ·		-	
LSTTL Operation	$V_{CC} = 5V \pm 10\%$			
Logic High (V _{OH})	I _{OH} = -25 μA	2.7		٧
Logic Low (VOL)	$I_{OL} = 0.36 \text{mA}$		0.4	V
IP0-IP7, P8, P9, SKIP/P10	(Note 1)			
Logic High	$I_{OH} = -80 \mu\text{A}$	2.4		٧
Logic Low	I _{OL} = 720 μA		0.4	V
Output Current Levels				
Output Sink Current				
SO and SK Outputs (IOL)	V _{CC} = 4.5V, V _{OL} = 0.4V	0.9		mA
L ₀ -L ₇ Outputs	V _{CC} = 4.5V, V _{OL} = 0.4V	0.4		mA.
G ₀ -G ₃ and D ₀ -D ₃ Outputs	V _{CC} = 4.5V, V _{OL} = 1.0V	7.5		mA
СКО	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.2		mA
Output Source Current				
D ₀ -D ₃ , G ₀ -G ₃ Outputs (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 2.0V$	-30	-250	μΑ
SO and SK Outputs (IOH)	$V_{CC} = 4.5V, V_{OH} = 1.0V$	-1.2		mA
L ₀ -L ₇ Outputs	$V_{CC} = 5.5V, V_{OH} = 2.0V$	-1.4	-25	mA

DC Electrical Characteristics (Continued)

 $0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq \, +70^{\circ}\text{C},\, 4.5\text{V} \leq \text{V}_{\text{CC}} \leq 5.5\text{V}$ unless otherwise noted

Parameter	Conditions	Min	Max	Units
Input Load Source Current (I _{IL})	$V_{CC} = 5.0V, V_{IL} = 0V$	-10	-140	μА
Total Sink Current Allowed				
All Outputs Combined			140	mA
D, G Ports			120	mA
L7-L4			4	mA
La-Lo			4	mA
All Other Pins			1.8	mA
Total Source Current Allowed				
All I/O Combined	- 4		120	mA
L7-L4			60	mA
L3-L0			60	m A
Each L Pin			30	mA
All Other Pins			1.5	mA


AC Electrical Characteristics $0^{\circ}C \le T_A \le 70^{\circ}C$, $4.5V \le V_{CC} \le 5.5V$ unless otherwise specified

Parameter	Conditions	Min	Max	Unite
Instruction Cycle Time		16	40	μs
СКІ				
Input Frequency, f	(÷ 32 Mode)	0.8	2	MHz
Duty Cycle	·	30	60	%
Rise Time	$f_1 = 2.0 \text{ MHz}$		120	ns
Fall Time			80	ns
INPUTS:		:		
SI, IP7-IP0				
^t SETUP		2.0		μs
^t HOLD		1.0		μs
IN3-IN0, G3-G0, L7-L0				
tsetup		8.0		μs
thold		1.3		με
OUTPUT PROPAGATION DELAY	Test Condition:			
	C _L = 50 pF, V _{OUT} = 1.5V			
SO, SK Outputs	$R_L = 20 \text{ k}\Omega$			
^t pd1+ ^t pd0			4.0	μs
D ₃ -D ₀ , G ₃ -G ₀ , L ₇ -L ₀	$R_L = 20 k\Omega$			
^t pd1, ^t pd0			5.6	μs
IP7-IP0, P8, P9, SKIP	$R_L = 5 k\Omega$			
^t pd1 ^{, t} pd0			7.2	μs
P10	$R_L = 5 k\Omega$			
t _{pd1} , t _{pd0}			6.0	μs

Note 1: COP404LSN-5 has Push-Pull drivers on these outputs.

Note 2: V_{CC} voltage change must be less than 0.5V in a 1 ms period to maintain proper operation.

Connection Diagram



Pin Descriptions

Pin	Description
L7-L0	8 bidirecitonal I/O ports with TRI-STATE®
G_3-G_0	4 bidirectional I/O ports
$D_3 - D_0$	4 general purpose outputs
IN_3-IN_0	4 general purpose outputs
SI	Serial input (or counter input
SO	Serial output (or general purpose output)
SK	Logic-controlled clock (or general purpose output)
AD/DATA	Address out/data in flag
CKI	System oscillator input
CKO	System oscillator output (COP404LSN-5)
RESET	System reset input
Vcc	Power supply
GND	Ground
IP7-IP0	8 bidirectional ROM address and data ports
P8, P9	2 ROM address outputs
SKIP/P10	Instruction skip output and most significant ROM address bit output

TL/OD/8817-2

Top View FIGURE 2

Order Number COP404LSN-5 See NS Package Number N40A

Timing Diagram




FIGURE 3. Input/Output

TL/DD/8817-3

Functional Description

A block diagram of the COP404LSN-5 is given in *Figure 1*. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2V). When a bit is reset, it is a logic "0" (less than 0.8V).

PROGRAM MEMORY

Program Memory consists of a 2048 byte external memory. As can be seen by an examination of the COP404LSN-5 instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 32 pages of 64 words each.

ROM addressing is accomplished by an 11-bit PC register. Its binary value selects one of the 2048 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value. Three levels of subroutine nesting are implemented by the 11-bit subroutine saves registers, SA, SB, and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

DATA MEMORY

Data memory consists of a 512-bit RAM, organized as 8 data registers of 16 4-bit digits. RAM addressing is implemented by a 7-bit B register whose upper 3 bits (Br) select 1 of 8 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 7-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below).

Four general-purpose inputs, IN₃-IN₀, are provided.

The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. The D outputs can be directly connected to the digits of a multiplexed LED display.

The G register contents are outputs to 4 general-purpose bidirectional I/O ports. G I/O ports can be directly connected to the digits of a multiplexed LED display.

The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.

The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.

The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN₃-EN₀).

- 1. The least significant bit of the enable register, EN₀, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN₀ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN₃. With EN₀ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
- With EN₁ set the IN₁ input is enabled as an interrupt input. Immediately following an interrupt, EN₁ is reset to disable further interrupts.
- With EN₂ set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN₂ disables the L drivers, placing the L I/O ports in a high-impedance input state.

Functional Description (Continued)

4. EN₃, in conjunction with EN₀, affects the SO output. With EN₀ set (binary counter option selected) SO will output the value loaded into EN₃. With EN₀ reset (serial shift register option selected), setting EN₃ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN₃ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0." The table below provides a summary of the modes associated with EN₃ and EN₀.

INTERRUPT


The following features are associated with the IN₁ interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.

- a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC+1) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level (PC+1 → SA → SB → SC). Any previous contents of SC are lost. The program counter is set to hex address 0FF (the last word of page 3) and EN₁ is reset.
- b. An interrupt will be acknowledged only after the following conditions are met:
 - 1. EN₁ has been set.
 - A low-going pulse ("1" to "0") at least two instruction cycles wide occurs on the IN₁ input.
 - 3. A currently executing instruction has been completed.
 - 4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
- c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be nested within the interrupt service routine, since their popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.

- d. The first instruction of the interrupt routine at hex address OFF must be a NOP.
- A LEI instruction can be put immediately before the RET to re-enable interrupts.

INITIALIZATION

The Reset Logic will initialize (clear) the device upon power-up if the power supply rise time is less than 1 ms and greater than 1 μ s. If the power supply rise time is greater than 1 ms, the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is configured as a Schmitt trigger input. If the RC network is not used, the RESET pin should be left open. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.



TL/DD/8817-4

 $RC \ge 5 \times Power Supply Rise Time (R > 40k)$

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.

EXTERNAL MEMORY INTERFACE

The COP404LSN-5 is designed for use with an external Program Memory. This memory may be implemented using any devices having the following characteristics:

- 1. random addressing
- 2. TTL-compatible TRI-STATE outputs
- 3. TTL-compatible inputs
- 4. access time = $5 \mu s$ max.

Typically these requirements are met using bipolar or MOS PROMs.

During operation, the address of the next instruction is sent out on P10, P9, P8, and IP7 through IP0 during the time that AD/\overline{DATA} is high (logic "1" = address mode). Address data on the IP lines is stored into an external latch on the high-to-low transition of the AD/\overline{DATA} line; P9 and P8 are

Enable Register Modes — Bits EN₃ and EN₀

EN ₃	EN ₀	SIO	SI	so	SK
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = CLOCK If SKL = 0, SK = 0
1	0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = CLOCK If SKL = 0, SK = 0
0	1	Binary Counter	Input to Binary Counter	o	If SKL = 1, SK = 1
1	1	Binary Counter	Input to Binary Counter	1	If SKL = 0, SK = 0 If SKL = 1, SK = 1 If SKL = 0, SK = 0


Functional Description (Continued)

dedicated address outputs, and do not need to be latched. SKIP/P10 outputs address data when AD/DATA is low. When AD/DATA is low (logic "0" = data mode), the output of the memory is gated onto IP7 through IP0, forming the input bus. Note that the AD/DATA output has a period of one instruction time, a duty cycle of approximately 50%, and specifies whether the IP lines are used for address output or instruction input.

OSCILLATOR

The basic clock oscillator configurations is shown in Figure

Crystal Controlled Oscillator----CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 32.



TL/DD/8817-5 FIGURE 4. Oscillator

INPUT/OUTPUT CONFIGURATIONS

COP404LSN-5 outputs have the following configurations, illustrated in Figure 5:


a. Standard—an enhancement mode device to ground in conjunction with a depletion-mode device to VCC, compatible with LSTTL and CMOS input requirements. (Used on D and G outputs.)

- b. Open-Drain-an enhancement-mode device to ground only, allowing external pull-up as required by the user's application.
- c. Push-Pull-an enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to VCC. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads.
- d. LED Direct Drive-an enhancement-mode device to ground and to V_{CC}, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (see Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. (Used on L outputs.)

COP404LSN-5 inputs have an on-chip depletion load device to V_{CC}.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (I_{OUT} and V_{OUT}) curves are given in Figure 6 for each of these devices to allow the designer to effectively use these I/O configurations in designing a system.

An important point to remember is that even when the L drivers are disabled, the depletion load device will source a small amount of current (see Figure 6, device 2); however, when the L-lines are used as inputs, the disabled depletion device can not be relied on to source sufficient current to pull an input to a logic "1".




a. Standard Output

TL/DD/8817-7

b. Open-Drain Output

TL/DD/8817-8 c. Push-Pull Output



d. L Output (LED)


e. Input with Load


TL/DD/8817-10


(A is Depletion Device)


FIGURE 5. Output Configurations


Typical Performance Characteristics





























FIGURE 6. COP404LSN-5 I/O Characteristics

TL/DD/8817-11

COP404LSN-5 Instruction Set

Table I is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table II provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the COP404LSN-5 instruction set.

TABLE I. COP404LSN-5 Instruction Set Table Symbols

Symbol	Definition	Symbo	l Definition
INTERN	AL ARCHITECTURE SYMBOLS	INSTR	UCTION OPERAND SYMBOLS
A	4-bit Accumulator	d	4-bit Operand Field, 0-15 binary (RAM Digit Select)
В	10-bit RAM Address Register	r	3-bit Operand Field, 0-7 binary (RAM Register
Br	Upper 3 bits of B (register address)		Select)
Bd	Lower 4 bits of B (digit address)	а	11-bit Operand Field, 0-2047 binary (ROM Address)
С	1-bit Carry Register	у	4-bit Operand Field, 0-15 binary (Immediate Data)
D	4-bit Data Output Port	RAM(s)	Contents of RAM location addressed by s
EN	4-bit Enable Register	ROM(t)	Contents of ROM location addressed by t
G	4-bit Register to latch data for G I/O Port	, ,	•
IL	Two 1-bit latches associated with the $\ensuremath{\text{IN}}_3$ or $\ensuremath{\text{IN}}_0$ inputs	OPERA	TIONAL SYMBOLS
IN	4-bit Input Port	+	Plus
IP	8-bit bidirectional ROM address and Data Port	-	Minus
L	8-bit TRI-STATE I/O Port	\rightarrow	Replaces
M	4-bit contents of RAM Memory pointed to by B	\longleftrightarrow	Is exchanged with
	Register	=	is equal to
Р	3-bit ROM Address Register Port	Ā	The one's complement of A
PC	11-bit ROM Address Register (program counter)	⊕	Exclusive-OR
Q	8-bit Register to latch data for L I/O Port	:	Range of values
SA	11-bit Subroutine Save Register A		
SB	11-bit Subroutine Save Register B		
SC	11-bit Subroutine Save Register C		
SIO	4-bit Shift Register and Counter		
SK	Logic-Controlled Clock Output		

TABLE II. COP404LSN-5 instruction Set

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMET	C INSTRUC	TIONS				
ASC		30	0011 0000	$A + C + RAM(B) \rightarrow A$ Carry $\rightarrow C$	Carry	Add with Carry, Skip on Carry
ADD		31	0011 0001	A + RAM(B) → A	None	Add RAM to A
ADT		4A	0100 1010	$A + 10_{10} \rightarrow A$	None	Add Ten to A
AISC	У	5-	0101 y	A + y → A	Carry	Add Immediate, Skip on Carry (y \neq 0)
CASC		10	0001 0000]	$\overline{A} + RAM(B) + C \rightarrow A$ Carry $\rightarrow C$	Carry	Complement and Add with Carry, Skip on Carry
CLRA		00	0000 0000	0 → A	None	Clear A
COMP		40	0100 0000	$\overline{A} \rightarrow A$	None	One's complement of A to A
NOP		44	0100 0100	None	None	No Operation
RC		32	0011 0010	"o" → C	None	Reset C
SC		22	0010 0010	"1" → C	None	Set C
XOR		02	0000 0010	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with A

	_	Hex	Machine			
Mnemonic	Operand	Code	Language Code (Binary)	Data Flow	Skip Conditions	Description
TRANSFER	OF CONTE	ROL INS	STRUCTIONS			
JID		FF	1111 1111	ROM (PC _{10:8} , A,M) → PC _{7:0}	None	Jump Indirect (Note 2)
JMP	a	6- 	0110 0 a _{10:8} a _{7:0}	a → PC	None	Jump
JP	a		1 a _{6:0} (pages 2,3 only)	a → PC _{6:0}	None	Jump within Page (Note 4)
			11 a _{5:0} (all other pages)	a → PC _{5:0}		
JSRP	a		10 a _{5:0}	$PC + 1 \rightarrow SA \rightarrow SB$ $\rightarrow SC$ $00010 \rightarrow PC_{10:6}$ $a \rightarrow PC_{5:0}$	None	Jump to Subroutine Page (Note 5)
JSR	a	6- 	0110 1 a _{10:8} a _{7:0}	$\begin{array}{c} PC + 1 \longrightarrow SA \longrightarrow SB \\ \longrightarrow SC \\ a \longrightarrow PC \end{array}$	None	Jump to Subroutine
RET		48	0100 1000	$SC \rightarrow SB \rightarrow SA \rightarrow PC$	None	Return from Subroutine
RETSK		49	[0100 1001]	$SC \rightarrow SB \rightarrow SA \rightarrow PC$	Always Skip on Return	Return from Subroutine then Skip
MEMORY R	EFERENCE	INSTR	UCTIONS			
CAMQ		33 3C	0011 0011 0011 1100	$A \rightarrow Q_{7:4}$ $RAM(B) \rightarrow Q_{3:0}$	None	Copy A, RAM to Q
CQMA		33 2C	0011 0011	$Q_{7:4} \longrightarrow RAM(B)$ $Q_{3:0} \longrightarrow A$	None	Copy Q to RAM, A
LD	r	- 5	$\frac{[00 r 0101]}{(r=0:3)}$	$\begin{array}{c} RAM(B) \longrightarrow A \\ Br \oplus r \longrightarrow Br \end{array}$	None	Load RAM into A, Exclusive-OR Br with r
LDD	r,d	23 	0010 0011 0 r d	RAM(r,d) → A	None	Load A with RAM pointed to directly by r,d
LQID		BF	1011 1111	$\begin{array}{c} ROM(PC_{10:8},A,M) \longrightarrow Q \\ SB \longrightarrow SC \end{array}$	None	Load Q Indirect (Note 3)
RMB	0 1 2 3	4C 45 42 43	0100 1100 0100 0100 0010 0011	$\begin{array}{l} 0 \longrightarrow RAM(B)_0 \\ 0 \longrightarrow RAM(B)_1 \\ 0 \longrightarrow RAM(B)_2 \\ 0 \longrightarrow RAM(B)_3 \end{array}$	None	Reset RAM Bit
SMB	0 1 2 3	4D 47 46 4B	0100 1101 0100 0111 0100 0110 0100 1011	$\begin{array}{l} 1 \longrightarrow RAM(B)_0 \\ 1 \longrightarrow RAM(B)_1 \\ 1 \longrightarrow RAM(B)_2 \\ 1 \longrightarrow RAM(B)_3 \end{array}$	None	Set RAM Bit
STII	у	7-	0111 y	$y \rightarrow RAM(B)$ Bd + 1 \rightarrow Bd	None	Store Memory Immediate and Increment Bd
x	r	-6	$\frac{ 00 r 0110}{(r=0:3)}$	$\begin{array}{c} RAM(B) \longleftrightarrow A \\ Br \oplus r \longrightarrow Br \end{array}$	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	r,d	23	0010 0011 1 r d	$RAM(r,d) \longleftrightarrow A$	None	Exchange A with RAM pointed to directly by (r,d
XDS	r	-7	$\frac{ 00 r 0111}{(r=0:3)}$	$RAM(B) \longleftrightarrow A$ $Bd - 1 \longrightarrow Bd$ $Br \oplus r \longrightarrow Br$	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r

inemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
IEMORY R	EFERENCE	INSTR	UCTIONS (Continued)			
XIS	r	-4	$\frac{[00 r 0100]}{(r=0:3)}$	$\begin{array}{ccc} RAM(B) & \longleftrightarrow & A \\ Bd + 1 & \longrightarrow & Bd \\ Br \oplus r & \longrightarrow & Br \end{array}$	Bd increments past 15	Exchange RAM with and Increment Bd, Exclusive-OR Br with
EGISTER	REFERENC	E INST	RUCTIONS			
CAB		50	0101 0000	A → Bd	None	Copy A to Bd
СВА		4E	0100 1110	Bd → A	None	Copy Bd to A
LBI	r,d		(r = 0.3; d = 0, 9.15)	r,d → B	Skip until not a LBI	Load B Immediate w r,d (Note 6)
		33 	or 0011 0011 1 r d (any r, any d)			
LEI	у	33 6-	0011 0011 0110 y	y → EN	None	Load EN Immediate (Note 7)
XABR		12	[0001 0010]	$A \longleftrightarrow Br(0 \to A_3)$	None	Exchange A with Br
EST INST	RUCTIONS					
SKC		20	[0010]0000		C = "1"	Skip if C is True
SKE		21	0010 0001		A = RAM(B)	Skip if A Equals RAI
SKGZ		33 21	0011 0011		$G_{3:0} = 0$	Skip if G is Zero (all 4 bits)
SKGBZ	0 1 2 3	33 01 11 03 13	0011 0011 0000 0001 0001 0001 0000 0011 0001 0011	1st byte 2nd byte	$G_0 = 0$ $G_1 = 0$ $G_2 = 0$ $G_3 = 0$	Skip if G Bit is Zero
SKMBZ	0 1 2 3	01 11 03 13	0000 0001 0001 0001 0000 0011 0001 0011		$RAM(B)_0 = 0$ $RAM(B)_1 = 0$ $RAM(B)_2 = 0$ $RAM(B)_3 = 0$	Skip if RAM Bit is Ze
SKT		41	0100 0001		A time-base counter carry has occurred since last test	Skip on Timer (Note
NPUT/OU	TPUT INST	RUCTIO	NS			
ING		33 2A	0011 0011 0010	$G \rightarrow A$	None	Input G Ports to A
ININ		33 28	0011 0011 0010 1000	IN → A	None	Input IN Inputs to A
INIL		33 29	0011 0011 0010 1001	IL_3 , CKO, "0", $IL_0 \rightarrow A$	None	input IL Latches to (Note 2)
INL		33 2E	0011 0011 0010 1110	$\begin{array}{c} L_{7:4} \longrightarrow RAM(B) \\ L_{3:0} \longrightarrow A \end{array}$	None	Input L Ports to RAI
OBD		33 3E	0011 0011 0011 1110	Bd → D	None	Output Bd to D Outp

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
INPUT/OUT	PUT INSTR	UCTION	S (Continued)			
OGI	у	33 5-	0011 0011 0101 y	y → G	None	Output to G Ports Immediate
OMG		33 3A	0011 0011	RAM(B) → G	None	Output RAM to G Ports
XAS		4F	0100 1111	A ←→ SIO, C → SKL	None	Exchange A with SIO (Note 2)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A₃ indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.

Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 4: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3, JSRP may not jump to the last word in page 2.

Note 5: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data *minus* 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 6: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds to the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

Description of Selection Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP404LSN-5 programs.

XAS INSTRUCTIONS

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the *contents* of ROM addressed by the 11-bit word, PC $_{10:8}$, A, M. PC $_{10}$, PC $_{9}$ and PC $_{8}$ are not affected by this instruction.

Note: JID requires 2 instruction cycles to execute.

INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, IL_3 and IL_0 (see *Figure 7*) and CKO into A. The IL_3 and IL_0 latches are set if a low-going pulse ("1" to "0") has occurred on the IN_3 and IN_0 inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs IL_3 and IL_0 into A3 and A0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN_3 and IN_0 lines. INIL will input "1" into A2 on the COP404LSN-5. A "0" is always placed in A1 upon the execution of an INIL. The general purpose inputs IN_3 – IN_0 are input to A upon execution of an ININ instruction.) INIL is use-


ful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.

Note: iL latches are not cleared on reset.

LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word PC $_{10}$, PC $_{9}$, PC $_{8}$, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC) and replaces the least significant 8 bits of PC as follows: A \rightarrow PC $_{7:4}$, RAM(B) \rightarrow PC $_{3:0}$, leaving PC $_{10}$, PC $_{9}$ and PC $_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC \rightarrow SB \rightarrow SA \rightarrow PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB \rightarrow SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB \rightarrow SC)

Note: LQID takes two instruction cycle times to execute.



TL/DD/8817~12

FIGURE 7. INIL Hardware Implementation

Description of Selected Instructions (Continued)

SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the COP404LSN-5 to generate its own time-base for real-time processing rather than relying on an external input signal.

For example, using a 2.097 MHz oscillator as the time-base to the clock generator, the instruction cycle clock frequency will be 65 kHz (crystal frequency ÷ 32) and the binary counter output pulse frequency will be 64 Hz. For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 64 ticks.

INSTRUCTION SET NOTES

- a. The first word of a COP404LSN-5 program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.

c. The ROM is organized into 32 pages of 64 words each. The Program Counter is an 11-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3, 7, 11, 15, 19, 23 or 27 will access data in the next group of four pages.

Typical Applications

PROM-BASED SYSTEM

The COP404LSN-5 may be used to exactly emulate the COP444L. *Figure 8* shows the interconnect to implement a COP444L hardware emulation. This connection uses a MM2716 EPROM as external memory. Other memory can be used such as bipolar PROM or RAM.

Pins IP7-IP0 are bidirectional inputs and outputs. When the AD/DATA clocking output turns on, the EPROM drivers are disabled and IP7-IP0 output addresses. The 8-bit latch (MM74LS373) latches the addresses to drive the memory. When AD/DATA turns off, the EPROM is enabled and the IP7-IP0 pins will input the memory data. P8, P9 and SKIP/P10 output the most significant address bits to the memory. (SKIP output may be used for program debug if needed.) The other 28 pins of the COP404LSN-5 may be configured exactly the same as a COP444L. The COP404LSN-5 VCC can vary from 4.5V to 5.5V. However, 5V is used for the memory.

For In-Circuit emulation, see also COP444LP.

COP404LSN-5 Mask Options

The following COP444L options have been implemented on the COP404LSN-5.

Option Value	Comment	Option Value	Comment
Option 1 = 0	Ground, no option available	Option 18 = 2	SK has push-pull output
Option 2 = 0	CKO is clock generator output	Option $19 = 0$	IN0 has load device to V _{CC}
·	to crystal/resonator	Option $20 = 0$	IN3 has load device to V _{CC}
Option $3 = 0$	CKI is oscillator input (divide by 32)	Option 21 = 0	G _o)
Option $4 = 0$	RESET pin has load device to V _{CC}	Option $22 = 0$	G ₁ have high current
Option 5 = 2	L ₇)	Option $23 = 0$	G ₂ standard output
Option 6 = 2	L ₆ have LED direct-drive	Option $24 = 0$	G₃ [∫]
Option 7 = 2	L ₅ output	Option $25 = 0$	D_3
Option 8 = 2	L _a J	Option $26 = 0$	D_2 have high current
Option 9 = 0	IN1 has load device to V _{CC}	Option $27 = 0$	D ₁ standard output
Option $10 = 0$	IN2 has load device to V _{CC}	Option $28 = 0$	D ₀ J
Option 11 = 1	V _{CC} 4.5V to 5.5V operation	Option $29 = 1$	L)
Option 12 = 2	L ₃)	Option $30 = 1$	IN have higher voltage
Option 13 = 2	L ₂ have LED direct-drive	Option $31 = 1$	GJ input levels
Option $14 = 2$	L ₁ output	Option $32 = 0$	SI has standard input level
Option 15 = 2	L ₀ J	Option $33 = 0$	RESET has Schmitt trigger input
Option 16 = 0	SI has load to V _{CC}	Option $34 = 0$	CKO has standard input levels
Option 17 = 2	SO has push-pull output	Option $35 = N/A$	40-pin package




FIGURE 8. COP404LSN-5 System Diagram