# National Semiconductor

## ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/ADC12038 Self-Calibrating 12-Bit Plus Sign Serial I/O A/D **Converters with MUX and Sample/Hold**

### General Description

The ADC12030, and ADC12H030 families are 12-bit plus sign successive approximation A/D converters with serial I/O and configurable input multiplexers. The ADC12032/ ADC12H032, ADC12034/ADC12H034 and ADC12038/ ADC12H038 have 2, 4 and 8 channel multiplexers, respectively. The differential multiplexer outputs and A/D inputs are available on the MUXOUT1, MUXOUT2, A/DIN1 and A/DIN2 pins. The ADC12030/ADC12H030 has a two channel multiplexer with the multiplexer outputs and A/D inputs internally connected. The ADC12030 family is tested with a 5 MHz clock, while the ADC12H030 family is tested with an 8 MHz clock. On request, these A/Ds go through a self calibration process that adjusts linearity, zero and full-scale errors to less than ±1 LSB each.

The analog inputs can be configured to operate in various combinations of single-ended. differential or pseudo-differential modes. A fully differential unipolar analog input range (0V to +5V) can be accommodated with a single +5V supply. In the differential modes, valid outputs are obtained even when the negative inputs are greater than the positive because of the 12-bit plus sign output data format. The serial I/O is configured to comply with the NSC MICROWIRE™. For voltage references see the

LM4040 or LM4041.

### Features

- Serial I/O (MICROWIRE Compatible)
- 2, 4, or 8 channel differential or single-ended multiplexer
- Analog input sample/hold function
- Power down mode
- Variable resolution and conversion rate
- Programmable acquisition time
- Variable digital output word length and format
- No zero or full scale adjustment required
- Fully tested and guaranteed with a 4.096V reference
- 0V to 5V analog input range with single 5V power
- supply
- No Missing Codes over temperature

### **Kev Specifications**

12-bit plus sign	
5.5 µs (max)	
8.8 µs (max)	
8.6 µs (max)	
14 µs (max)	
±1 LSB (max)	
5V ±10%	
33 mW (max)	
100 µW (typ)	
	5.5 μs (max) 8.8 μs (max) 14 μs (max) ±1 LSB (max) 5V ±10% 33 mW (max)


- Process control systems
- Test equipment

Δ


July 1999

TRI-STATE<sup>®</sup> is a registered trademark of National Semiconductor Corporation. COPS<sup>™</sup> microcontrollers, HPC<sup>™</sup> and MICROWIRE<sup>™</sup> are trademarks of National Semiconductor Corporation.

© 1999 National Semiconductor Corporation DS011354



2



Din Doo	
Pin Des	criptions (Continued)
	exception of the first bit of data. When CS is low continously, the first bit of the data is clocked out on the rising edge of EOC (end of conversion). When CS is toggled the fall- ing edge of CS always clocks out the first bit of data. $\overline{CS}$ should be brought low when SCLK is low. The falling edge of $\overline{CS}$ resets a conversion in progress and starts the se- quence for a new conversion. When $\overline{CS}$ is brought back low during a conversion, that conversion is prematurely terminated. The data in the output latches may be corrupted. Therefore, when $\overline{CS}$ is brought back low during a conversion in progress the data output at that time should be ignored. $\overline{CS}$ may also be left continuously low. In this case it is imperative that the correct number of SCLK pulses be applied to the ADC in or- der to remain synchronous. After the ADC supply power is applied it expects to see 13 clock pulses for each I/O sequence. The number of clock pulses the ADC expects is the same as the digital output word length. This word length can be modified by the data shifted in on the DO pin. <i>Table 5</i> details the data required.
DOR	This is the data output ready pin. This pin is an active push/pull output. It is low when the conversion result is being shifted out and goes high to signal that all the data has been shifted out.
CONV	A logic low is required on this pin to program any mode or change the ADC's configura- tion as listed in the Mode Programming <i>Table 5</i> such as 12-bit conversion, 8-bit con- version, Auto Cal, Auto Zero etc. When this pin is high the ADC is placed in the read data only mode. While in the read data only mode, bringing $\overline{CS}$ low and pulsing SCLK will only clock out on DO any data stored in the ADCs output shift register. The data on DI will be neglected. A new conversion will not be started and the ADC will remain in the mode and/or configuration previously programmed. Read data only cannot be performed while a conversion, Auto-Cal or Auto-Zero are in progress.
PD	This is the power down pin. When PD is high the A/D is powered down; when PD is low the A/D is powered up. The A/D takes a maximum of 250 µs to power up after the command is given.
CH0-CH7	These are the analog inputs of the MUX. A channel input is selected by the address information at the DI pin, which is loaded on the rising edge of SCLK into the address register (See <i>Tables 2, 3, 4</i> ). The voltage applied to these inputs should not exceed $V_A$ + or go below GND. Exceeding this range on an unselected channel will corrupt the reading of a selected channel.
СОМ	This pin is another analog input pin. It is used as a pseudo ground when the analog multiplexer is single-ended.

MUXOUT1, MUXOUT2	These pins.	are	the	multiplexer	output
A/DIN1, /DIN2	OUT1 is is usually is placed or MUX0 sary to p	usually y tied to d betwe DUT2 a protect ns shou	y tied t o A/DIN een MU ind A/D these ild not	ter input pins o A/DIN1. MU V2. If external JXOUT1 and DIN2 it may be pins. The vo exceed $V_A^+$ o <i>e 5</i> ).	JXOUT2 circuitry A/DIN1, e neces- ltage at
V <sub>REF</sub> +	input. In voltage V <sub>REF</sub> -) i	order range s 1 V <sub>D0</sub> - canno	to ma of V <sub>RE</sub> to 5.0 ot exce	alog voltage re aintain accura $_{\rm EF}$ (V <sub>REF</sub> = \ ) V <sub>DC</sub> and the ed V <sub>A</sub> +. See passing.	acy, the / <sub>REF</sub> + – voltage
V <sub>REF</sub> -	der to m	aintain not go	accura	reference inputed in the voltage of GND or exce	e at this
V <sub>A</sub> +, V <sub>D</sub> +	ply pins. gether o tied to passed s	V <sub>A</sub> <sup>+</sup> ar in the the sa separat	nd V <sub>D</sub> + chip. T me po ely (se range	and digital pov are not conne hese pins sh wer supply a e <i>Figure 6</i> ). Th of V <sub>A</sub> + and	ected to- lould be and by- he oper-
DGND	This is th	ne digita	al grou	nd pin (see F	igure 6).
AGND	This is th	ie analo	og grou	und pin (see F	igure 6).

### Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sale Distributors for availability and specifications.

Positive Supply Voltage  $(V^+ = V_A + = V_D +)$ Voltage at Inputs and Outputs except CH0-CH7 and COM

Voltage at Analog Inputs CH0-CH7 and COM

Storage Temperature

Input Current at Any Pin (Note 3) Package Input Current (Note 3) Package Dissipation at  $T_A = 25^{\circ}C$  (Note 4) ESD Susceptability (Note 5) Human Body Model Soldering Information N Packages (10 seconds) SO Package (Note 6): Vapor Phase (60 seconds) Infrared (15 seconds)

 $|V_A + - V_D +|$ 

### **Operating Ratings** (Notes 1, 2)

-		
vices are required, ductor Sales Office/ cifications.	Operating Temperature Range ADC12030CIWM, ADC12H030CIWM,	$T_{MIN} \leq T_A \leq T_{MAX}$
6.5V	ADC12032CIWM, ADC12H032CIWM, ADC12034CIN, ADC12034CIWM,	
-0.3V to V <sup>+</sup> +0.3V	ADC12H034CIN, ADC12H034CIWM,	
GND -5V to V <sup>+</sup> +5V	ADC12038CIWM,	
300 mV	ADC12H038CIWM	$-40^{\circ}C \le T_A \le +85^{\circ}C$
±30 mA	Supply Voltage ( $V^+ = V_A + = V_D +$ )	+4.5V to +5.5V
±120 mA	$ V_A + - V_D + $	≤ 100 mV
	V <sub>REF</sub> +	0V to V <sub>A</sub> +
500 mW	V <sub>REF</sub> -	0V to V <sub>REF</sub> +
	$V_{REF} (V_{REF} + - V_{REF} -)$	1V to V <sub>A</sub> +
1500V	V <sub>REF</sub> Common Mode Voltage Range	
	$\frac{(V_{REF}^{+} + V_{REF}^{-})}{2}$	
260°C	2	0.1 V <sub>A</sub> + to 0.6 V <sub>A</sub> +
	A/DIN1, A/DIN2, MUXOUT1	
215°C	and MUXOUT2 Voltage Range	0V to V <sub>A</sub> +
220°C	A/D IN Common Mode	
-65°C to +150°C	Voltage Range	
	$\frac{(V_{IN}^{+} + V_{IN}^{-})}{2}$	
	2	$0V$ to $V_A$ +
		A

### **Converter Electrical Characteristics**

The following specifications apply for V<sup>+</sup> = V<sub>A</sub>+ = V<sub>D</sub>+ = +5.0 V<sub>DC</sub>, V<sub>REF</sub>+ = +4.096 V<sub>DC</sub>, V<sub>REF</sub>- = 0 V<sub>DC</sub>, 12-bit + sign conversion mode,  $f_{CK} = f_{SK} = 8$  MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038,  $f_{CK} = f_{SK} = 5$  MHz for the ADC12D30, ADC12032, ADC12032, ADC12033,  $R_S = 25\Omega$ , source impedance for V<sub>REF</sub>+ and V<sub>REF</sub>-  $\leq 25\Omega$ , fully-differential input with fixed 2.048V common-mode voltage, and 10( $t_{CK}$ ) acquisition time unless otherwise specified. Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>; all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C. (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
STATIC (	CONVERTER CHARACTERISTICS	•			
	Resolution with No Missing Codes			12 + sign	Bits (min)
+ILE	Positive Integral Linearity Error	After Auto-Cal (Notes 12, 18)	±1/2	±1	LSB (max)
-ILE	Negative Integral Linearity Error	After Auto-Cal (Notes 12, 18)	±1/2	±1	LSB (max)
DNL	Differential Non-Linearity	After Auto-Cal		±1	LSB (max)
	Positive Full-Scale Error	After Auto-Cal (Notes 12, 18)	±1/2	±3.0	LSB (max)
	Negative Full-Scale Error	After Auto-Cal (Notes 12, 18)	±1/2	±3.0	LSB (max)
	Offset Error	After Auto-Cal (Notes 5, 18) $V_{IN}(+) = V_{IN} (-) = 2.048V$	±1/2	±2	LSB (max)
	DC Common Mode Error	After Auto-Cal (Note 15)	±2	±3.5	LSB (max)
TUE	Total Unadjusted Error	After Auto-Cal (Notes 12, 13, 14)	±1		LSB
	Resolution with No Missing Codes	8-bit + sign mode		8 + sign	Bits (min)
+INL	Positive Integral Linearity Error	8-bit + sign mode (Note 12)		±1/2	LSB (max)
–INL	Negative Integral Linearity Error	8-bit + sign mode (Note 12)		±1/2	LSB (max)
DNL	Differential Non-Linearity	8-bit + sign mode		±3/4	LSB (max)
	Positive Full-Scale Error	8-bit + sign mode (Note 12)		±1/2	LSB (max)
	Negative Full-Scale Error	8-bit + sign mode (Note 12)		±1/2	LSB (max)

The follo sion mo ADC120 input wit	by the second s		, V <sub>REF</sub> - = 0 \ 12H038, f <sub>CK</sub> : <sub>REF</sub> + and V <sub>RE</sub> wise specified	$I_{DC}$ , 12-bit + sig = f <sub>SK</sub> = 5 MHz $F^{-} \le 25\Omega$ , fully d. <b>Boldface lim</b>	gn conver- for the -differential <b>its apply</b>
Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
STATIC (	CONVERTER CHARACTERISTICS				
	Offset Error	8-bit + sign mode,			
		after Auto-Zero (Note 13)		±1/2	LSB (ma
		$V_{IN}(+) = V_{IN}(-) = + 2.048V$			
TUE	Total Unadjusted Error	8-bit + sign mode			
		after Auto-Zero		±3/4	LSB (ma
		(Notes 12, 13, 14)			
	Multiplexer Channel		±0.05		LSB
	to Channel Matching		±0.05		L3D
	Power Supply Sensitivity	$V^{+} = +5V \pm 10\%$			
		$V_{REF} = +4.096V$			
	Offset Error		±0.5	±1	LSB (ma
	+ Full-Scale Error		±0.5	±1.5	LSB (ma
	– Full-Scale Error		±0.5	±1.5	LSB (ma
	+ Integral Linearity Error		±0.5		LSB
	<ul> <li>Integral Linearity Error</li> </ul>		±0.5		LSB
	Output Data from	(Note 20)		+10	LSB (ma
	"12-Bit Conversion of Offset"			-10	LSB (mir
	(see Table 5)				
	Output Data from	(Note 20)		4095	LSB (ma
	"12-Bit Conversion of Full-Scale"			4093	LSB (mir
	(see Table 5)				
UNIPOLA	AR DYNAMIC CONVERTER CHAR	-			
S/(N+D)	Signal-to-Noise Plus	$f_{IN} = 1 \text{ kHz}, V_{IN} = 5 V_{PP}, V_{REF}^{+} = 5.0 \text{V}$	69.4		dB
	Distortion Ratio	$f_{IN} = 20 \text{ kHz}, V_{IN} = 5 V_{PP}, V_{REF}^{+} = 5.0V$	68.3		dB
		$f_{IN} = 40 \text{ kHz}, V_{IN} = 5 V_{PP}, V_{REF} + = 5.0 \text{V}$	65.7		dB
	-3 dB Full Power Bandwidth	$V_{IN}$ = 5 $V_{PP}$ , where S/(N+D) drops 3 dB	31		kHz
DIFFERE	NTIAL DYNAMIC CONVERTER CH				
S/(N+D)	Signal-to-Noise Plus	$f_{IN} = 1 \text{ kHz}, V_{IN} = \pm 5 \text{V}, V_{REF}^+ = 5.0 \text{V}$	77.0		dB
	Distortion Ratio	$f_{IN} = 20 \text{ kHz}, V_{IN} = \pm 5 \text{V}, V_{REF}^{+} = 5.0 \text{V}$	73.9		dB
		$f_{IN} = 40 \text{ kHz}, V_{IN} = \pm 5 \text{V}, V_{REF}^+ = 5.0 \text{V}$	67.0		dB
	-3 dB Full Power Bandwidth	$V_{IN} = \pm 5V$ , where S/(N+D) drops 3 dB	40		kHz
	,	D MULTIPLEXER CHARACTERISTICS			
	Reference Input Capacitance		85		pF
C <sub>A/D</sub>	A/DIN1 and A/DIN2 Analog		75		pF
	Input Capacitance				
	A/DIN1 and A/DIN2 Analog	$V_{IN} = +5.0V$ or	±0.1	±1.0	µA (max
	Input Leakage Current	V <sub>IN</sub> = 0V			
	CH0–CH7 and COM			GND – 0.05	V (min)
	Input Voltage			V <sub>A</sub> + + 0.05	V (max)
С <sub>СН</sub>	CH0–CH7 and COM		10		pF
	Input Capacitance				
С <sub>михоит</sub>	MUX Output Capacitance		20		pF

· ·

### Converter Electrical Characteristics (Continued)

The following specifications apply for V<sup>+</sup> = V<sub>A</sub>+ = V<sub>D</sub>+ = +5.0 V<sub>DC</sub>, V<sub>REF</sub>+ = +4.096 V<sub>DC</sub>, V<sub>REF</sub>- = 0 V<sub>DC</sub>, 12-bit + sign conversion mode,  $f_{CK} = f_{SK} = 8$  MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038,  $f_{CK} = f_{SK} = 5$  MHz for the ADC12030, ADC12032, ADC12032, ADC12038,  $R_S = 25\Omega$ , source impedance for V<sub>REF</sub>+ and V<sub>REF</sub>-  $\leq 25\Omega$ , fully-differential input with fixed 2.048V common-mode voltage, and 10( $t_{CK}$ ) acquisition time unless otherwise specified. Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>; all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C. (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
REFERE	NCE INPUT, ANALOG INPUTS AN	D MULTIPLEXER CHARACTERISTICS			
	Off Channel Leakage (Note 16)	On Channel = 5V and	-0.01	-0.3	µA (min)
	CH0-CH7 and COM Pins	Off Channel = 0V			
		On Channel = 0V and	0.01	0.3	µA (max)
		Off Channel = 5V			
	On Channel Leakage (Note 16)	On Channel = 5V and	0.01	0.3	µA (max)
	CH0–CH7 and COM Pins	Off Channel = 0V			
		On Channel = 0V and	-0.01	-0.3	μA (min)
		Off Channel = 5V			
	MUXOUT1 and MUXOUT2	V <sub>MUXOUT</sub> = 5.0V or	0.01	0.3	µA (max)
	Leakage Current	V <sub>MUXOUT</sub> = 0V			
R <sub>ON</sub>	MUX On Resistance	$V_{IN} = 2.5V$ and	850	1150	Ω (max)
		$V_{MUXOUT} = 2.4V$			
	R <sub>ON</sub> Matching Channel	$V_{IN} = 2.5V$ and	5		%
	to Channel	$V_{MUXOUT} = 2.4V$			
	Channel to Channel Crosstalk	$V_{IN} = 5 V_{PP}, f_{IN} = 40 \text{ kHz}$	-72		dB
	MUX Bandwidth		90		kHz

### **DC and Logic Electrical Characteristics**

The following specifications apply for V<sup>+</sup> = V<sub>A</sub>+ = V<sub>D</sub>+ = +5.0 V<sub>DC</sub>, V<sub>REF</sub>+ = +4.096 V<sub>DC</sub>, V<sub>REF</sub>- = 0 V<sub>DC</sub>, 12-bit + sign conversion mode,  $f_{CK} = f_{SK} = 8$  MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038,  $f_{CK} = f_{SK} = 5$  MHz for the ADC12D309, ADC12039, ADC12032, ADC12038,  $R_S = 25\Omega$ , source impedance for V<sub>REF</sub>+ and V<sub>REF</sub>-  $\leq 25\Omega$ , fully-differential input with fixed 2.048V common-mode voltage, and 10( $t_{CK}$ ) acquisition time unless otherwise specified. Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>; all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C. (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 10)	(Note 11)	(Limits)
CCLK,	CS, CONV, DI, PD AND SCLK INPUT C	HARACTERISTICS			
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sup>+</sup> = 5.5V		2.0	V (min)
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sup>+</sup> = 4.5V		0.8	V (max)
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>IN</sub> = 5.0V	0.005	1.0	μA (max)
IIN(0)	Logical "0" Input Current	V <sub>IN</sub> = 0V	-0.005	-1.0	μA (min)
DO, EO	C AND DOR DIGITAL OUTPUT CHAR	ACTERISTICS			
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	V <sup>+</sup> = 4.5V, I <sub>OUT</sub> = -360 μA		2.4	V (min)
		V <sup>+</sup> = 4.5V, I <sub>OUT</sub> = - 10 μA		4.25	V (min)
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	V <sup>+</sup> = 4.5V, I <sub>OUT</sub> = 1.6 mA		0.4	V (max)
I <sub>OUT</sub>	TRI-STATE <sup>®</sup> Output Current	V <sub>OUT</sub> = 0V	-0.1	-3.0	μA (max)
		$V_{OUT} = 5V$	0.1	3.0	μA (max)
+l <sub>sc</sub>	Output Short Circuit Source Current	V <sub>OUT</sub> = 0V	14	6.5	mA (min)
-I <sub>sc</sub>	Output Short Circuit Sink Current	$V_{OUT} = V_{D} +$	16	8.0	mA (min)
	SUPPLY CHARACTERISTICS	•			
I <sub>D</sub> +	Digital Supply Current	Awake	1.6	2.5	mA (max)
	ADC12030, ADC12032, ADC12034	$\overline{CS}$ = HIGH, Powered Down, CCLK on	600		μΑ
	and ADC12038	$\overline{CS}$ = HIGH, Powered Down, CCLK off	20		μΑ
	Digital Supply Current	Awake	2.3	3.2	mA
	ADC12H030, ADC12H032,	$\overline{CS}$ = HIGH, Powered Down, CCLK on	0.9		mA
	ADC12H034 and ADC12H038	$\overline{CS}$ = HIGH, Powered Down, CCLK off	20		μA

### DC and Logic Electrical Characteristics (Continued)

The following specifications apply for V<sup>+</sup> = V<sub>A</sub>+ = V<sub>D</sub>+ = +5.0 V<sub>DC</sub>, V<sub>REF</sub>+ = +4.096 V<sub>DC</sub>, V<sub>REF</sub>- = 0 V<sub>DC</sub>, 12-bit + sign conversion mode,  $f_{CK} = f_{SK} = 8$  MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038,  $f_{CK} = f_{SK} = 5$  MHz for the ADC12030, ADC12032, ADC12032, ADC12034 and ADC12038,  $R_S = 25\Omega$ , source impedance for V<sub>REF</sub>+ and V<sub>REF</sub>-  $\leq 25\Omega$ , fully-differential input with fixed 2.048V common-mode voltage, and 10( $t_{CK}$ ) acquisition time unless otherwise specified. Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>; all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C. (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 10)	(Note 11)	(Limits)
POWER	SUPPLY CHARACTERISTICS				
I <sub>A</sub> +	Positive Analog Supply Current	Awake	2.7	4.0	mA (max)
		$\overline{\text{CS}}$ = HIGH, Powered Down, CCLK on	10		μA
		$\overline{CS}$ = HIGH, Powered Down, CCLK off	0.1		μA
I <sub>REF</sub>	Reference Input Current	Awake	70		μA
		$\overline{\text{CS}}$ = HIGH, Powered Down	0.1		μA

### **AC Electrical Characteristics**

. .

The following specifications apply for V<sup>+</sup> = V<sub>A</sub>+ = V<sub>D</sub>+ = +5.0 V<sub>DC</sub>, V<sub>REF</sub>+ = +4.096 V<sub>DC</sub>, V<sub>REF</sub>- = 0 V<sub>DC</sub>, 12-bit + sign conversion mode, t<sub>r</sub> = t<sub>f</sub> = 3 ns, f<sub>CK</sub> = f<sub>SK</sub> = 8 MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038, f<sub>CK</sub> = f<sub>SK</sub> = 5 MHz for the ADC12030, ADC12032, ADC12034 and ADC12038, R<sub>S</sub> = 25 $\Omega$ , source impedance for V<sub>REF</sub>+ and V<sub>REF</sub>- ≤ 25 $\Omega$ , fully-differential input with fixed 2.048V common-mode voltage, and 10(t<sub>CK</sub>) acquisition time unless otherwise specified. Bold-face limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>; all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C. (Note 17)

Symbol	Parameter	Parameter Conditions		ADC12H030/2/4/8	ADC12030/2/4/8	Units
			(Note 10)	Limits	Limits	(Limits)
				(Note 11)	(Note 11)	
f <sub>ск</sub>	Conversion Clock		10	8	5	MHz (max
	(CCLK) Frequency		1			MHz (min)
f <sub>sк</sub>	Serial Data Clock		10	8	5	MHz (max
	SCLK Frequency		0			Hz (min)
	Conversion Clock			40	40	% (min)
	Duty Cycle			60	60	% (max)
	Serial Data Clock			40	40	% (min)
	Duty Cycle			60	60	% (max)
t <sub>C</sub>	Conversion Time	12-Bit + Sign or 12-Bit	44(t <sub>СК</sub> )	44(t <sub>ск</sub> )	44(t <sub>ск</sub> )	(max)
				5.5	8.8	µs (max)
		8-Bit + Sign or 8-Bit	21(t <sub>ск</sub> )	21(t <sub>ск</sub> )	21(t <sub>ск</sub> )	(max)
				2.625	4.2	µs (max)
t <sub>A</sub>	Acquisition Time	6 Cycles Programmed	6(t <sub>ск</sub> )	6(t <sub>ск</sub> )	6(t <sub>ск</sub> )	(min)
	(Note 19)			7(t <sub>ск</sub> )	7(t <sub>ск</sub> )	(max)
				0.75	1.2	µs (min)
				0.875	1.4	µs (max)
		10 Cycles Programmed	10(t <sub>ск</sub> )	10(t <sub>ск</sub> )	10(t <sub>ск</sub> )	(min)
				11(t <sub>ск</sub> )	11(t <sub>ск</sub> )	(max)
				1.25	2.0	µs (min)
				1.375	2.2	µs (max)
		18 Cycles Programmed	18(t <sub>ск</sub> )	18(t <sub>ск</sub> )	18(t <sub>ск</sub> )	(min)
				19(t <sub>ск</sub> )	19(t <sub>ск</sub> )	(max)
				2.25	3.6	µs (min)
				2.375	3.8	µs (max)
		34 Cycles Programmed	34(t <sub>ск</sub> )	34(t <sub>ск</sub> )	34(t <sub>ск</sub> )	(min)
				35(t <sub>ск</sub> )	35(t <sub>ск</sub> )	(max)
				4.25	6.8	µs (min)
				4.375	7.0	µs (max)

### AC Electrical Characteristics (Continued)

The following specifications apply for V<sup>+</sup> = V<sub>A</sub>+ = V<sub>D</sub>+ = +5.0 V<sub>DC</sub>, V<sub>REF</sub>+ = +4.096 V<sub>DC</sub>, V<sub>REF</sub>- = 0 V<sub>DC</sub>, 12-bit + sign conversion mode, t<sub>i</sub> = t<sub>f</sub> = 3 ns, f<sub>CK</sub> = f<sub>SK</sub> = 8 MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038, f<sub>CK</sub> = f<sub>SK</sub> = 5 MHz for the ADC12030, ADC12032, ADC12034 and ADC12038, R<sub>S</sub> = 25 $\Omega$ , source impedance for V<sub>REF</sub>+ and V<sub>REF</sub>- ≤ 25 $\Omega$ , fully-differential input with fixed 2.048V common-mode voltage, and 10(t<sub>CK</sub>) acquisition time unless otherwise specified. Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>; all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C. (Note 17)

Symbol	Parameter	Conditions	Typical	ADC12H030/2/4/8	ADC12030/2/4/8	Units
		(No	(Note 10)	Limits	Limits	(Limits)
				(Note 11)	(Note 11)	
t <sub>CKAL</sub>	Self-Calibration Time		4944(t <sub>СК</sub> )	4944(t <sub>ск</sub> )	4944(t <sub>ск</sub> )	(max)
				618.0	988.8	µs (max)
t <sub>AZ</sub>	Auto-Zero Time		76(t <sub>СК</sub> )	76(t <sub>ск</sub> )	76(t <sub>ск</sub> )	(max)
				9.5	15.2	µs (max)
t <sub>SYNC</sub>	Self-Calibration		2(t <sub>СК</sub> )	2(t <sub>ск</sub> )	2(t <sub>ск</sub> )	(min)
	or Auto-Zero			3(t <sub>ск</sub> )	3(t <sub>ск</sub> )	(max)
	Synchronization Time			0.250	0.40	µs (min)
	from DOR			0.375	0.60	µs (max)
t <sub>DOR</sub>	DOR High Time		9(t <sub>SK</sub> )	9(t <sub>sк</sub> )	9(t <sub>sк</sub> )	(max)
	when CS is Low			1.125	1.8	µs (max)
	Continuously for Read					
	Data and Software					
	Power Up/Down					
t <sub>CONV</sub>	CONV Valid Data Time		8(t <sub>SK</sub> )	8(t <sub>sк</sub> )	8(t <sub>sк</sub> )	(max)
				1.0	1.6	µs (max)

### **AC Electrical Characteristics**

The following specifications apply for V<sup>+</sup> = V<sub>D</sub>+ = V<sub>D</sub>+ = +5.0 V<sub>DC</sub>, V<sub>REF</sub>+ = +4.096 V<sub>DC</sub>, V<sub>REF</sub>- = 0 V<sub>DC</sub>, 12-bit + sign conversion mode, t<sub>i</sub> = t<sub>i</sub> = 3 ns, f<sub>CK</sub> = f<sub>SK</sub> = 8 MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038, f<sub>CK</sub> = f<sub>SK</sub> = 5 MHz for the ADC12030, ADC12032, ADC12034 and ADC12038, R<sub>S</sub> = 25 $\Omega$ , source impedance for V<sub>REF</sub>+ and V<sub>REF</sub>- ≤ 25 $\Omega$ , fully-differential input with fixed 2.048V common-mode voltage, and 10(t<sub>CK</sub>) acquisition time unless otherwise specified. Bold-face limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>; all other limits T<sub>A</sub> = T<sub>J</sub> = 25<sup>o</sup>C. (Note 17)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
t <sub>HPU</sub>	Hardware Power-Up Time, Time from		140	250	µs (max)
	PD Falling Edge to EOC Rising Edge				
t <sub>SPU</sub>	Software Power-Up Time, Time from				
	Serial Data Clock Falling Edge to		140	250	µs (max)
	EOC Rising Edge				
t <sub>ACC</sub>	Access Time Delay from		20	50	ns (max)
	CS Falling Edge to DO Data Valid				
t <sub>SET-UP</sub>	Set-Up Time of CS Falling Edge to			30	ns (min)
	Serial Data Clock Rising Edge				
t <sub>DELAY</sub>	Delay from SCLK Falling		0	5	ns (min)
	Edge to CS Falling Edge				
t <sub>1H</sub> , t <sub>oH</sub>	Delay from CS Rising Edge to	$R_{L} = 3k, C_{L} = 100 \text{ pF}$	40	100	ns (max)
	DO TRI-STATE				
t <sub>HDI</sub>	DI Hold Time from Serial Data		5	15	ns (min)
	Clock Rising Edge				
t <sub>SDI</sub>	DI Set-Up Time from Serial Data		5	10	ns (min)
	Clock Rising Edge				
t <sub>HDO</sub>	DO Hold Time from Serial Data	R <sub>L</sub> = 3k, C <sub>L</sub> = 100 pF	25	50	ns (max)
	Clock Falling Edge			5	ns (min)
t <sub>DDO</sub>	Delay from Serial Data Clock		35	50	ns (max)
	Falling Edge to DO Data Valid				

### AC Electrical Characteristics (Continued)

. .

The following specifications apply for V<sup>+</sup> = V<sub>A</sub>+ = V<sub>D</sub>+ = +5.0 V<sub>DC</sub>, V<sub>REF</sub>+ = +4.096 V<sub>DC</sub>, V<sub>REF</sub>- = 0 V<sub>DC</sub>, 12-bit + sign conversion mode, t<sub>r</sub> = t<sub>f</sub> = 3 ns, f<sub>CK</sub> = f<sub>SK</sub> = 8 MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038, f<sub>CK</sub> = f<sub>SK</sub> = 5 MHz for the ADC12030, ADC12032, ADC12034 and ADC12038, R<sub>S</sub> = 25 $\Omega$ , source impedance for V<sub>REF</sub>+ and V<sub>REF</sub>-  $\leq 25\Omega$ , fully-differential input with fixed 2.048V common-mode voltage, and 10(t<sub>CK</sub>) acquisition time unless otherwise specified. Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>; all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C. (Note 17)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
t <sub>RDO</sub>	DO Rise Time, TRI-STATE to High	R <sub>L</sub> = 3k, C <sub>L</sub> = 100 pF	10	30	ns (max)
	DO Rise Time, Low to High		10	30	ns (max)
t <sub>FDO</sub>	DO Fall Time, TRI-STATE to Low	R <sub>L</sub> = 3k, C <sub>L</sub> = 100 pF	12	30	ns (max)
	DO Fall Time, High to Low		12	30	ns (max)
t <sub>CD</sub>	Delay from CS Falling Edge		25	45	ns (max)
	to DOR Falling Edge				
t <sub>SD</sub>	Delay from Serial Data Clock Falling		25	45	ns (max)
	Edge to DOR Rising Edge				
CIN	Capacitance of Logic Inputs		10		pF
C <sub>OUT</sub>	Capacitance of Logic Outputs		20		pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Note 2: All voltages are measured with respect to GND, unless otherwise specified.


Note 3: When the input voltage (V<sub>IN</sub>) at any pin exceeds the power supplies (V<sub>IN</sub> < GND or V<sub>IN</sub> > V<sub>A</sub>+ or V<sub>D</sub>+), the current at that pin should be limited to 30 mA. The 120 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 30 mA to four. Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>J</sub>max, θ<sub>JA</sub> and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any temperature is  $P_D = (T_Jmax - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower. For this device,  $T_Jmax = 150^{\circ}C$ . The typical thermal resistance ( $\theta_{JA}$ ) of these parts when board mounted follow:

	Thermal
Part Number	Resistance
	$\theta_{JA}$
ADC12H030CIWM, ADC12030CIWM	70°C/W
ADC12H032CIWM, ADC12032CIWM	64°C/W
ADC12H034CIN, ADC12034CIN	42°C/W
ADC12H034CIWM, ADC12034CIWM	57°C/W
ADC12H038CIWM, ADC12038CIWM	50°C/W

Note 5: The human body model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin.

Note 6: See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any post 1986 National Semiconductor Linear Data Book for other methods of soldering surface mount devices.

Note 7: Two on-chip diodes are tied to each analog input through a series resistor as shown below. Input voltage magnitude up to 5V above V<sub>A</sub>+ or 5V below GND will not damage this device. However, errors in the A/D conversion can occur (if these diodes are forward biased by more than 50 mV) if the input voltage magnitude of selected or unselected analog input go above VA+ or below GND by more than 50 mV. As an example, if VA+ is 4.5 Vpc, full-scale input voltage must be ≤4.55 V<sub>DC</sub> to ensure accurate conversions.



Note 8: To guarantee accuracy, it is required that the V<sub>A</sub>+ and V<sub>D</sub>+ be connected together to the same power supply with separate bypass capacitors at each V<sup>+</sup> pin.

### AC Electrical Characteristics (Continued)

Note 9: With the test condition for  $V_{REF}$  ( $V_{REF+} - V_{REF-}$ ) given as +4.096V, the 12-bit LSB is 1.0 mV and the 8-bit LSB is 16.0 mV.

Note 10: Typicals are at  $T_J = T_A = 25^{\circ}C$  and represent most likely parametric norm.

Note 11: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 12: Positive integral linearity error is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive full-scale and zero. For negative integral linearity error, the straight line passes through negative full-scale and zero (see Figures 2, 3).

Note 13: Zero error is a measure of the deviation from the mid-scale voltage (a code of zero), expressed in LSB. It is the worst-case value of the code transitions between 1 to 0 and 0 to +1 (see Figure 4).

Note 14: Total unadjusted error includes offset, full-scale, linearity and multiplexer errors.


Note 15: The DC common-mode error is measured in the differential multiplexer mode with the assigned positive and negative input channels shorted together. Note 16: Channel leakage current is measured after the channel selection.


Note 17: Timing specifications are tested at the TTL logic levels, V<sub>IL</sub> = 0.4V for a falling edge and V<sub>IH</sub> = 2.4V for a rising edge. TRI-STATE output voltage is forced to 1.4V.


Note 18: The ADC12030 family's self-calibration technique ensures linearity and offset errors as specified, but noise inherent in the self-calibration process will result in a maximum repeatability uncertainty of 0.2 LSB.


Note 19: If SCLK and CCLK are driven from the same clock source, then tA is 6, 10, 18 or 34 clock periods minimum and maximum.

Note 20: The "12-Bit Conversion of Offset" and "12-Bit Conversion of Full-Scale" modes are intended to test the functionality of the device. Therefore, the output data from these modes are not an indication of the accuracy of a conversion result.












with 30 kHz Sine Wave Input




#### Bipolar Spectral Response with 40 kHz Sine Wave Input




#### Bipolar Spectral Response with 50 kHz Sine Wave Input




www.national.com




15





16







18







20









. .

D	O For	rmate	5	DB0	DB1	DB2	DB3	DB4	DB5	DB6	DB7	DB8	DB9	DB10	DB11	DB12	DB13	DB14	DB15	DB16
withou Sign			16	0	0	0	0	MSB	10	9	8	7	6	5	4	3	2	1	LSB	
orgin		ISB	Bits 12	MSB	10	9	8	7	6	5	4	3	2	1	LSB					
		irst	Bits	IVIOD				ľ			-				LOD					
			8	MSB	6	5	4	3	2	1	LSB									
			Bits 16	LSB	1	2	3	4	5	6	7	8	9	10	MSB	0	0	0	0	
			Bits		'			<b>–</b>			'			10	NIOD					
		SB	12	LSB	1	2	3	4	5	6	7	8	9	10	MSB					
	F	irst	Bits 8	LSB	1	2	3	4	5	6	MSB									
			Bits		.															
	MUX	x				Ana	log Cha	BLE 2 annel A	ddres		3 Mult	iplexe		essing Input arity			plexer tput		Мо	de
	Addre	ess						tied to					Assig	Inment			innel			
010 0	011	DI2	DI3	CH0	CH1	and A	VDIN2 CH3	tied to CH4			CH7	сом	A/DIN1	A/DIN2	P MU	Assig XOUT1	nment MUX0	OUT2		
	L	L	L	+	-								+	-	_	CH0	CF			
	L	L	н			+	-						+	-		CH2	CH			
	L	H H	L H					+	-	+	_		+ +	-		CH4 CH6	CH CH		Differe	ontial
	н	L	L	-	+					Ŧ			-	+		CH0	CF		Dillet	cilliai
	н	L	н			-	+						-	+		CH2	CF			
	H H	H H	L H					-	+	_			-	+++		CH4 CH6	CH CH			
	L	L	L	+						-	+	-	- +	-	_	CH0	CC			
	L	L	н			+						-	+	-		CH2	cc			
	L	H H	L H					+				-	+	-		CH4 CH6			Single	Endod
	н	L	L		+					+		_	+ +	_		CH1			Single-	Ended
н	н	L	н				+					-	+	-		СНЗ	cc	м		
	H H	H H	L H						+		+	-	+ +	-		CH5 CH7				

Ia	bles	(Conti	nued)													
					т	ABLE	3. AD	C1203	34 Multipl	lexer Addres	sing					
A	MUX ddres	s	wit	and h A/DI	Channe I Assig N1 tied	nmen to ML	t IXOUT	۲1	P	D Input olarity ignment	Multiplexer Output Channel			Mode		
					12 tied	to MU	XOUT	2		Assignment						
DI0	DI1	DI2	CH0	CH1	CH2	С	H3 (	СОМ	A/DIN1	A/DIN2	MUXOUT1	MUX	OUT2			
L	L	L	+	-					+	-	CH0	CI	H1			
L	L	н			+		-		+	-	CH2	CI	H3	Differential		
L	Н	L	-	+					-	+	CH0	CI	H1			
L	Н	Н			-		+		-	+	CH2	C	H3			
Н	L	L	+					-	+	-	CH0	CC	MC			
н	L	н			+			-	+	-	CH2	CC	MC	Single-Ended		
н	Н	L		+				-	+	-	CH1	CC	DM			
н	Н	н					+	-	+	-	CH3	CC	DM			
				TA	ABLE 4	ADC	12032	and A	ADC12030	) Multiplexer	Addressing					
			Anal	og Cha	nnel A	ddres	sed		A/E	) Input	Multi	plexer		Mode		
Μ	UX			and A	ssignm	ent			Po	olarity	Ou	tput				
Add	Iress		with A	VDIN1	tied to	михо	DUT1		Ass	ignment	Cha	nnel				
					tied to					Assignment						
DIO	DI1		CH0		CH1		COL	vi	A/DIN1	v						
L	L		+		-		001	•	+	-	– CH0 CH1			Differential		
L			-		+				- -	_	+ CH0 CH1			Differential		
<u>-</u> н			+		+					– CH0 COM			Single-Ended			
Н			+				-		+	- CH0 COM			Single-Ended			
		)30 and A	DC12H03	0 do not	+	Ν1 Δ/Γ	- 		+ and MUXO		CITI	00				
										gramming						
ADC1	2038	DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7	Mode	Selected			DO Format		
ADC1	2034	DIO	DI1	DI2		DI3	DI4	DI5	DI6	(C	urrent)		(ne	xt Conversion		
ADC1	2030													Cycle)		
an	d	DIO	DI1			DI2	DI3	DI4	DI5							
ADC1	2032															
		See T	ables 2,	3 or T	able 4	L	L	L	L	12 Bit	Conversion		12 or	13 Bit MSB Firs		
			ables 2.			L	L	L	н	12 Bit	Conversion			or 17 Bit MSB Fire		
			ables 2.			L	L	н	L			8 or	9 Bit MSB First			
			L			L	L	н	н							
			ables 2.			L	н	L	L				13 Bit LSB Firs			
			ables 2, ables 2,			L	н	L	н			17 Bit LSB Firs				
								-								
			ables 2,			L	Н	H	L	8 Bit Conversion         8 or 9 Bit L           12 Bit Conversion of Offset         12 or 13 Bit						
			L	L		L	H	H	Н			el		13 Bit LSB Firs		
		L	L	L	L	Н	L	L	L		uto Cal			No Change		
		L	L	L	L	Н	L	L	H		ito Zero			No Change		
				L	L	Н	L	н	L		wer Up			No Change		
		L	L													
		L	L	L	L	Н	L	н	н					-		
		L	L	L	L	Н	н	H	L	Read St	atus Register			No Change		
		L	L	L						Read St				-		

. .

ADC12034         DI0         DI1         DI2         DI3         DI4         DI5         DI6         (Current)         (next Conversion Cycle)           ADC12030 and ADC12032         DI0         DI1         L         L         L         H         H         H         DI5         DI6         (Current)         (next Conversion Cycle)         (provide)           L         L         L         L         H         H         H         L         Acquisition Time — 6 CCLK Cycles         No Change           L         H         L         L         H         H         H         L         Acquisition Time — 10 CCLK         No Change           H         L         L         L         H         H         H         L         Acquisition Time — 18 CCLK         No Change           H         H         L         L         H         H         H         L         Acquisition Time — 34 CCLK         No Change           L         L         L         H         H         H         H         Graduistion Time — 34 CCLK         No Change           Note:         The A/D powers up with no Auto Cal, no Auto Zero, 10 CCLK acquisition time, 12-bit + sign conversion, power up, 12- or 13-bit MSB first, and user mode.           X =	ADC12038	DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7	Mode Selected	DO Format
ADC12032       DI0       DI1       DI2       DI3       DI4       DI5         ADC12032       L       L       L       L       H       H       H       L       Acquisition Time – 6 CCLK Cycles       No Change         L       H       L       L       H       H       H       L       Acquisition Time – 6 CCLK Cycles       No Change         L       H       L       L       H       H       H       L       Acquisition Time – 10 CCLK       No Change         H       H       L       L       H       H       H       L       Acquisition Time – 18 CCLK       No Change         L       L       L       H       H       H       L       Acquisition Time – 34 CCLK       No Change         L       L       L       H       H       H       L       Acquisition Time – 34 CCLK       No Change         L       L       L       H       H       H       L       Acquisition Time – 34 CCLK       No Change         Voltes       L       L       H       H       H       User Mode       No Change         Note:       The AD powers up with no Auto Cal, no Auto Zero, 10 CCLK acquisition time, 12-bit + sign conversion, power up, 12- or 13-b	ADC12034	DI0	DI1	DI2		DI3	DI4	DI5	DI6	(Current)	(next Conversion
ADC12032       Image: Constraint of the second	ADC12030										Cycle)
L       L       L       L       L       H       H       H       L       Acquisition Time - 6 CCLK Cycles       No Change         L       H       L       L       H       H       H       L       Acquisition Time - 10 CCLK       No Change         H       L       L       L       L       H       H       H       L       Acquisition Time - 10 CCLK       No Change         H       L       L       L       L       H       H       H       L       Acquisition Time - 18 CCLK       No Change         H       H       L       L       H       H       H       L       Acquisition Time - 34 CCLK       No Change         L       L       L       H       H       H       L       Acquisition Time - 34 CCLK       No Change         L       L       L       H       H       H       L       Acquisition Time - 34 CCLK       No Change         L       L       L       H       H       H       H       User Mode       No Change         L       L       L       H       H       H       H       Test Mode       No Change         Mote:       The A/D powers up with no Auto Cal, no Au		DI0	DI1			DI2	DI3	DI4	DI5		
L       H       L       L       H       H       H       L       Acquisition Time 10 CCLK       No Change         H       L       L       L       H       H       H       L       Acquisition Time 18 CCLK       No Change         H       L       L       L       H       H       H       L       Acquisition Time 18 CCLK       No Change         H       H       L       L       H       H       H       L       Acquisition Time 18 CCLK       No Change         L       L       L       H       H       H       L       Acquisition Time 34 CCLK       No Change         L       L       L       H       H       H       L       Acquisition Time 34 CCLK       No Change         L       L       L       H       H       H       User Mode       No Change         L       L       L       H       H       H       User Mode       No Change         M       X       X       X       H       H       H       Test Mode       No Change         Note:       The A/D powers up with no Auto Cal, no Auto Zero, 10 CCLK acquisition time, 12-bit + sign conversion, power up, 12- or 13-bit MSB first, and user mode.	ADC12032										
Image: Here is a strain of the strain of											
Image: Here is a strain of the strain of		L	Н	L	L	Н	Н	Н	L		No Change
Image: L       L       L       L       L       L       H       H       H       H       User Mode       No Change         H       X       X       X       H       H       H       H       Test Mode       No Change         Note: The A/D powers up with no Auto Cal, no Auto Zero, 10 CCLK acquisition time, 12-bit + sign conversion, power up, 12- or 13-bit MSB first, and user mode.         X = Don't Care       TABLE 6. Conversion/Read Data Only Mode Programming         Image: CS       Image: CONV       PD       Image: Mode         L       L       L       See Table 5 for Mode         L       H       L       Read Only (Previous DO Format). No Conversion.         H       X       L       Idle         X       X       H       Power Down		Н	L	L	L	н	Н	Н	L		No Change
H       X       X       X       H       H       H       H       Test Mode (CH1-CH7 become Active Outputs)       No Change         Note: The A/D powers up with no Auto Cal, no Auto Zero, 10 CCLK acquisition time, 12-bit + sign conversion, power up, 12- or 13-bit MSB first, and user mode. X = Don't Care       TABLE 6. Conversion/Read Data Only Mode Programming         CS       CONV       PD       Mode         L       L       See Table 5 for Mode         L       H       L       Idle         H       X       L       Idle         X       X       H       Power Down		Н	Н	L	L	Н	Н	Н	L		No Change
Note: The A/D powers up with no Auto Cal, no Auto Zero, 10 CCLK acquisition time, 12-bit + sign conversion, power up, 12- or 13-bit MSB first, and user mode.       X = Don't Care       TABLE 6. Conversion/Read Data Only Mode Programming       CS     CONV     PD     Mode       L     L     See Table 5 for Mode       L     H     L     Read Only (Previous DO Format). No Conversion.       H     X     L     Idle       X     X     H     Power Down		L	L	L	L	н	н	н	Н	User Mode	No Change
Note: The A/D powers up with no Auto Cal, no Auto Zero, 10 CCLK acquisition time, 12-bit + sign conversion, power up, 12- or 13-bit MSB first, and user mode. X = Don't Care         TABLE 6. Conversion/Read Data Only Mode Programming         CS       CONV       PD       Mode         L       L       See Table 5 for Mode       L         H       X       L       Idle         X       X       H       Power Down		Н	Х	Х	Х	н	н	Н	Н	Test Mode	No Change
Note: The A/D powers up with no Auto Cal, no Auto Zero, 10 CCLK acquisition time, 12-bit + sign conversion, power up, 12- or 13-bit MSB first, and user mode.         TABLE 6. Conversion/Read Data Only Mode Programming         CS       CONV       PD       Mode         L       L       See Table 5 for Mode         L       H       L       Read Only (Previous DO Format). No Conversion.         H       X       L       Idle         X       X       H       Power Down										(CH1-CH7 become Active	
TABLE 6. Conversion/Read Data Only Mode Programming         CS       CONV       PD       Mode         L       L       L       See Table 5 for Mode         L       H       L       Read Only (Previous DO Format). No Conversion.         H       X       L       Idle         X       X       H       Power Down										Outputs)	
LLLSee Table 5 for ModeLHLRead Only (Previous DO Format). No Conversion.HXLIdleXXHPower Down							versio	on/Rea	d Data		7
LHLRead Only (Previous DO Format). No Conversion.HXLIdleXXHPower Down									c		_
HXLIdleXXHPower Down							Ro	ad Onl	-		-
X X H Power Down							IN BO		у(гіе	,	-
					-						-
					1					i ouoi bowii	

Tables	Continued	l)							
				TABLE 7. S	Status Regis	ter			
Status Bit Location	DB0	DB1	DB2	DB3	DB4	DB5	DB6	DB7	DB8
Status Bit	PU	PD	Cal	8 or 9	12 or 13	16 or 17	Sign	Justification	Test Mode
	[	Device Statu	S			DO Output	Format Sta	tus	
Function	"High" indicates a Power Up Sequence is in progress	"High" indicates a Power Down Sequence is in progress	"High" indicates an Auto-Cal Sequence is in progress	"High" indicates an 8 or 9 bit format	"High" indicates a 12 or 13 bit format	"High" indicates a 16 or 17 bit format	"High" indicates that the sign bit is included. When "Low" the sign bit is not included.	When "High" the conversion result will be output MSB first. When "Low" the result will be output LSB first.	When "High" the device is in test mode. When "Low" the device is in user mode.


DS011354-1

### **Application Hints**

1.0 DIGITAL INTERFACE

#### 1.1 Interface Concepts

The example in *Figure 7* shows a typical sequence of events after the power is applied to the ADC12030/2/4/8:



#### FIGURE 7. Typical Power Supply Power Up Sequence

The first instruction input to the A/D via DI initiates Auto Cal. The data output on DO at that time is meaningless and is completely random. To determine whether the Auto Cal has been completed, a read status instruction is issued to the A/D. Again the data output at that time has no significance since the Auto Cal procedure modifies the data in the output shift register. To retrieve the status information, an additional read status instruction is issued to the A/D. At this time the status data is available on DO. If the Cal signal in the status word, is low Auto Cal has been completed. Therefore, the next instruction issued can start a conversion. The data output at this time is again status information. To keep noise from corrupting the A/D conversion, status can not be read during a conversion. If CS is strobed and is brought low during a conversion, that conversion is prematurely ended. EOC can be used to determine the end of a conversion or the A/D controller can keep track in software of when it would be appropriate to communicate to the A/D again. Once it has been determined that the A/D has completed a conversion, another instruction can be transmitted to the A/D. The data from this conversion can be accessed when the next instruction is issued to the A/D.

Note, when  $\overline{CS}$  is low continuously it is important to transmit the exact number of SCLK cycles, as shown in the timing diagrams. Not doing so will desynchronize the serial communication to the A/D. (See Section 1.3.)

#### 1.2 Changing Configuration

The configuration of the ADC12030/2/4/8 on power up defaults to 12-bit plus sign resolution, 12- or 13-bit MSB First, 10 CCLK acquisition time, user mode, no Auto Cal, no Auto Zero, and power up mode. Changing the aquisition time and turning the sign bit on and off requires an 8-bit instruction to be issued to the ADC. This instruction will not start a conversion. The instructions that select a multiplexer address and format the output data do start a conversion. *Figure 8* describes an example of changing the configuration of the ADC12030/2/4/8.

During I/O sequence 1, the instruction on DI configures the ADC12030/2/4/8 to do a conversion with 12-bit +sign resolution. Notice that when the 6 CCLK Acquisition and Data Out without Sign instructions are issued to the ADC, I/O sequences 2 and 3, a new conversion is not started. The data output during these instructions is from conversion N which was started during I/O sequence 1. The Configuration Modification timing diagram describes in detail the sequence of events necessary for a Data Out without Sign, Data Out with Sign, or 6/10/18/34 CCLK Acquisition time mode selection. Table 5 describes the actual data necessary to be input to the ADC to accomplish this configuration modification. The next instruction, shown in Figure 8, issued to the A/D starts conversion N+1 with 8 bits of resolution formatted MSB first. Again the data output during this I/O cycle is the data from conversion N.

The number of SCLKs applied to the A/D during any conversion I/O sequence should vary in accord with the data out word format chosen during the previous conversion I/O sequence. The various formats and resolutions available are shown in *Table 1*. In *Figure 8*, since 8-bit without sign MSB first format was chosen during I/O sequence 4, the number of SCLKs required during I/O sequence 5 is 8. In the following I/O sequence the format changes to 12-bit without sign MSB first; therefore the number of SCLKs required during I/O sequence 6 changes accordingly to 12.

### Application Hints (Continued)

#### 1.3 CS Low Continuously Considerations

When  $\overline{\text{CS}}$  is continuously low, it is important to transmit the exact number of SCLK pulses that the ADC expects. Not doing so will desynchronize the serial communications to the ADC. When the supply power is first applied to the ADC, it will expect to see 13 SCLK pulses for each I/O transmission. The number of SCLK pulses that the ADC expects to see is the same as the digital output word length. The digital output word length is controlled by the Data Out (DO) format. The DO format maybe changed any time a conversion is started or when the sign bit is turned on or off. The table below details out the number of clock periods required for different DO formats:

DO Format		Number of SCLKs
Doronnat		Expected
8-Bit MSB or LSB First	SIGN OFF	8
	SIGN ON	9
12-Bit MSB or LSB First	SIGN OFF	12
	SIGN ON	13
16-Bit MSB or LSB first	SIGN OFF	16
	SIGN ON	17

If erroneous SCLK pulses desynchronize the communications, the simplest way to recover is by cycling the power supply to the device. Not being able to easily resynchronize the device is a shortcoming of leaving  $\overline{CS}$  low continuously. The number of clock pulses required for an I/O exchange may be different for the case when  $\overline{CS}$  is left low continuously vs the case when  $\overline{CS}$  is cycled. Take the I/O sequence detailed in *Figure 7* (Typical Power Supply Sequence) as an example. The table below lists the number of SCLK pulses required for each instruction:

Instruction	CS Low	CS Strobed
	Continuously	
Auto Cal	13 SCLKs	8 SCLKs
Read Status	13 SCLKs	8 SCLKs
Read Status	13 SCLKs	8 SCLKs
12-Bit + Sign Conv 1	13 SCLKs	8 SCLKs
12-Bit + Sign Conv 2	13 SCLKs	13 SCLKs

#### 1.4 Analog Input Channel Selection


The data input on DI also selects the channel configuration for a particular A/D conversion (see *Tables 2, 3, 4* and *Table 5*). In *Figure 8* the only times when the channel configuration could be modified would be during I/O sequences 1, 4, 5 and 6. Input channels are reselected before the start of each new conversion. Shown below is the data bit stream required on DI, during I/O sequence number 4 in *Figure 8*, to set CH1 as the positive input and CH0 as the negative input for the different versions of ADCs:

Part				DI	Data			
Number	DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7
ADC12H030	L	н	L	L	н	L	Х	Х
ADC12030								
ADC12H032	L	н	L	L	н	L	Х	Х
ADC12032								
ADC12H034	L	н	L	L	L	н	L	Х
ADC12034								
ADC12H038	L	н	L	L	L	L	н	L
ADC12038								

Where X can be a logic high (H) or low (L).

#### 1.5 Power Up/Down

The ADC may be powered down at any time by taking the PD pin HIGH or by the instruction input on DI (see Tables 5, 6, and the Power Up/Down timing diagrams). When the ADC is powered down in this way, the circuitry necessary for an A/D conversion is deactivated. The circuitry necessary for digital I/O is kept active. Hardware power up/down is controlled by the state of the PD pin. Software power-up/down is controlled by the instruction issued to the ADC. If a software power up instruction is issued to the ADC while a hardware power down is in effect (PD pin high) the device will remain in the power-down state. If a software power down instruction is issued to the ADC while a hardware power up is in effect (PD pin low), the device will power down. When the device is powered down by software, it may be powered up by either issuing a software power up instruction or by taking PD pin high and then low. If the power down command is issued during an A/D conversion, that conversion is disrupted. Therefore, the data output after power up cannot be relied upon



### Application Hints (Continued)

#### 1.6 User Mode and Test Mode

An instruction may be issued to the ADC to put it into test mode. Test mode is used by the manufacturer to verify complete functionality of the device. During test mode CH0-CH7 become active outputs. If the device is inadvertently put into the test mode with  $\overline{CS}$  continuously low, the serial communications may be desynchronized. Synchronization may be regained by cycling the power supply voltage to the device. Cycling the power supply voltage will also set the device into user mode. If  $\overline{CS}$  is used in the serial interface, the ADC may be queried to see what mode it is in. This is done by issuing a "read STATUS register" instruction to the ADC. When bit 9 of the status register is high, the ADC is in test mode; when bit 9 is low the ADC, is in user mode. As an alternative to cycling the power supply, an instruction sequence may be used to return the device to user mode. This instruction sequence must be issued to the ADC using  $\overline{CS}$ . The following table lists the instructions required to return the device to user mode:

Instruction				DI	Data			
	DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7
TEST MODE	н	х	х	х	н	н	н	н
Reset	L	L	L	L	Н	Н	Н	L
Test Mode	L	L	L	L	н	L	н	L
Instructions	L	L	L	L	н	L	н	н
USER MODE	L	L	L	L	н	н	Н	н
Power Up	L	L	L	L	н	L	н	L
Set DO with or without Sign	H or L	L	L	L	н	н	L	н
Set	н	н						
Acquisition	or	or	L	L	н	н	н	L
Time	L	L						
Start	н	н	Н	н		н	н	Н
а	or	or	or	or	L	or	or	or
Conversion	L	L	L	L		L	L	L

X = Don't Care


After returning to user mode with the user mode instruction the power up, data with or without sign, and acquisition time instructions need to be resent to ensure that the ADC is in the required state before a conversion is started.

#### 1.7 Reading the Data Without Starting a Conversion

The data from a particular conversion may be accessed without starting a new conversion by ensuring that the  $\overline{\text{CONV}}$  line is taken high during the I/O sequence. See the Read Data timing diagrams. *Table 6* describes the operation of the  $\overline{\text{CONV}}$  pin.


#### 2.0 DESCRIPTION OF THE ANALOG MULTIPLEXER

For the ADC12038, the analog input multiplexer can be configured with 4 differential channels or 8 single ended channels with the COM input as the zero reference or any combination thereof (see *Figure 9*). The difference between the voltages on the V<sub>REF</sub><sup>+</sup> and V<sub>REF</sub><sup>-</sup> pins determines the input voltage span (V<sub>REF</sub>). The analog input voltage range is 0 to V<sub>A</sub><sup>+</sup>. Negative digital output codes result when V<sub>IN</sub><sup>-</sup> > V<sub>IN</sub><sup>+</sup>. The actual voltage at V<sub>IN</sub><sup>-</sup> or V<sub>IN</sub><sup>+</sup> cannot go below AGND.




CH0, CH2, CH4, and CH6 can be assigned to the MUX-OUT1 pin in the differential configuration, while CH1, CH3, CH5, and CH7 can be assigned to the MUXOUT2 pin. In the differential configuration, the analog inputs are paired as follows: CH0 with CH1, CH2 with CH3, CH4 with CH5 and CH6 with CH7. The A/DIN1 and A/DIN2 pins can be assigned positive or negative polarity.

With the single-ended multiplexer configuration CH0 through CH7 can be assigned to the MUXOUT1 pin. The COM pin is always assigned to the MUXOUT2 pin. A/DIN1 is assigned as the positve input; A/DIN2 is assigned as the negative input. (See *Figure 10*).



shown in *Figure* 12 shows a signal AC coupled to the ADC. This gives a digital output range of -4096 to +4095. With a 2.5V reference, as shown, 1 LSB is equal to 610  $\mu$ V. Although, the ADC is not production tested with a 2.5V reference, linearity error typically will not change more than 0.1 LSB (see the curves in the Typical Electrical Characteristics Section). With the ADC set to an acquisition time of 10 clock periods, the input biasing resistor needs to be  $600\Omega$  or less. Notice though that the input coupling capacitor needs to be made fairly large to bring down the high pass corner. Increasing the acquisition time to 34 clock periods (with a 5 MHz CCLK frequency) would allow the  $600\Omega$  to increase to 6k, which with a 1  $\mu F$  coupling capacitor would set the high pass corner at 26 Hz. Increasing R, to 6k would allow  $R_2$  to be 2k.





An alternative method for biasing pseudo-differential operation is to use the +2.5V from the LM4040 to bias any amplifier circuits driving the ADC as shown in *Figure 13*. The value of the resistor pull-up biasing the LM4040-2.5 will depend upon the current required by the op amp biasing circuitry. In the circuit of *Figure 13* some voltage range is lost since the amplifier will not be able to swing to +5V and GND with


a single +5V supply. Using an adjustable version of the

LM4041 to set the full scale voltage at exactly 2.048V and a lower grade LM4040D-2.5 to bias up everything to 2.5V as shown in *Figure 14* will allow the use of all the ADC's digital output range of -4096 to +4095 while leaving plenty of head room for the amplifier.

Fully differential operation is shown in *Figure 15.* One LSB for this case is equal to (4.1V/4096) = 1 mV.







The ADC 12030/2/4/8 can be used in either ratiometric or absolute reference applications. In ratiometric systems, the analog input voltage is proportional to the voltage used for the ADC's reference voltage. When this voltage is the system power supply, the  $V_{REF}^+$  pin is connected to  $V_A^+$  and  $V_{REF}^-$  is connected to ground. This technique relaxes the system reference stability requirements because the analog input voltage and the ADC reference voltage move together. This maintains the same output code for given input conditions. For absolute accuracy, where the analog input voltage varies between very specific voltage limits, a time and temperature stable voltage source can be connected to the reference inputs. Typically, the reference voltage's magnitude will require an initial adjustment to null reference voltage induced full-scale errors.

Below are recommended references along with some key specifications.

Part Number	Output Voltage Tolerance	Temperature Coefficient
LM4041CI-Adj	±0.5%	±100ppm/°C
LM4040AI-4.1	±0.1%	±100ppm/°C
Circuit of Figure 16	Adjustable	±2ppm/°C

The reference voltage inputs are not fully differential. The ADC12030/2/4/8 will not generate correct conversions or comparisons if V<sub>REF</sub><sup>+</sup> is taken below V<sub>REF</sub><sup>-</sup>. Correct conversions result when V<sub>REF</sub><sup>+</sup> and V<sub>REF</sub><sup>-</sup> differ by 1V and remain, at all times, between ground and V<sub>A</sub><sup>+</sup>. The V<sub>REF</sub> common mode range, (V<sub>REF</sub><sup>+</sup> + V<sub>REF</sub><sup>-</sup>)/2 is restricted to (0.1 x V<sub>A</sub><sup>+</sup>) to (0.6 x V<sub>A</sub><sup>+</sup>). Therefore, with V<sub>A</sub><sup>+</sup> = 5V the center of the reference ladder should not go below 0.5V or above 3.0V. *Figure 17* is a graphic representation of the voltage restrictions on V<sub>REF</sub><sup>+</sup> and V<sub>REF</sub><sup>-</sup>.




FIGURE 17. V<sub>REF</sub> Operating Range

#### 4.0 ANALOG INPUT VOLTAGE RANGE

The ADC12030/2/4/8's fully differential ADC generate a two's complement output that is found by using the equations shown below:

for (12-bit) resolution the Output Code =

 $\frac{({\sf V_{\rm IN}}^+ - {\sf V_{\rm IN}}^-)\,(4096)}{({\sf V_{\rm REF}}^+ - {\sf V_{\rm REF}}^-)}$ 

for (8-bit) resolution the Output Code =

$$\frac{(V_{\rm IN}^{+} - V_{\rm IN}^{-}) (256)}{(V_{\rm REF}^{+} - V_{\rm REF}^{-})}$$

Round off to the nearest integer value between -4096 to 4095 for 12-bit resolution and between -256 to 255 for 8-bit resolution if the result of the above equation is not a whole number.

Examples are shown in the table below:

V <sub>REF</sub> +	V <sub>REF</sub> -	V <sub>IN</sub> +	V <sub>IN</sub> -	Digital Output Code
+2.5V	+1V	+1.5V	0V	0,1111,1111,1111
+4.096V	0V	+3V	0V	0,1011,1011,1000
+4.096V	0V	+2.499V	+2.500V	1,1111,1111,1111
+4.096V	0V	0V	+4.096V	1,0000,0000,0000

#### **5.0 INPUT CURRENT**

At the start of the acquisition window ( $t_A$ ) a charging current flows into or out of the analog input pins (A/DIN1 and A/DIN2) depending on the input voltage polarity. The analog input pins are CHO–CH7 and COM when A/DIN1 is tied to MUXOUT1 and A/DIN2 is tied to MUXOUT2. The peak value of this input current will depend on the actual input voltage applied, the source impedance and the internal multiplexer switch on resistance. With MUXOUT1 tied to A/DIN1 and

### Application Hints (Continued)

MUXOUT2 tied to A/DIN2 the internal multiplexer switch on resistance is typically 1.6 k $\Omega$ . The A/DIN1 and A/DIN2 mux on resistance is typically 750 $\Omega$ .

#### 6.0 INPUT SOURCE RESISTANCE

For low impedance voltage sources (<600 $\Omega$ ), the input charging current will decay, before the end of the S/H's acquisition time of 2 µs (10 CCLK periods with f<sub>c</sub> = 5 MHz), to a value that will not introduce any conversion errors. For high source impedances, the S/H's acquisition time can be increased to 18 or 34 CCLK periods. For less ADC resolution and/or slower CCLK frequencies the S/H's acquisition time may be decreased to 6 CCLK periods. To determine the number of clock periods (N<sub>c</sub>) required for the acquisition time with a specific source impedance for the various resolutions the following equations can be used:

12 Bit + Sign 
$$N_C = [R_S + 2.3] \times f_C \times 0.824$$

8 Bit + Sign  $N_C = [R_S + 2.3] \times f_C \times 0.57$ 

Where  $f_C$  is the conversion clock (CCLK) frequency in MHz and  $R_S$  is the external source resistance in  $k\Omega$ . As an example, operating with a resolution of 12 Bits+sign, a 5 MHz clock frequency and maximum acquisiton time of 34 conversion clock periods the ADC's analog inputs can handle a source impedance as high as 6  $k\Omega$ . The acquisition time may also be extended to compensate for the settling or response time of external circuitry connected between the MUXOUT and A/DIN pins.

The acquisition time  $t_A$  is started by a falling edge of SCLK and ended by a rising edge of CCLK (see timing diagrams). If SCLK and CCLK are asynchronous one extra CCLK clock period may be inserted into the programmed acquisition time for synchronization. Therefore with asnychronous SCLK and CCLKs the acquisition time will change from conversion to conversion.

#### 7.0 INPUT BYPASS CAPACITANCE

External capacitors (0.01  $\mu\text{F}{-}0.1$   $\mu\text{F})$  can be connected between the analog input pins, CH0–CH7, and analog ground to filter any noise caused by inductive pickup associated with long input leads. These capacitors will not degrade the conversion accuracy.

#### 8.0 NOISE

The leads to each of the analog multiplexer input pins should be kept as short as possible. This will minimize input noise and clock frequency coupling that can cause conversion errors. Input filtering can be used to reduce the effects of the noise sources.


#### 9.0 POWER SUPPLIES

Noise spikes on the V<sub>A</sub><sup>+</sup> and V<sub>D</sub><sup>+</sup> supply lines can cause conversion errors; the comparator will respond to the noise. The ADC is especially sensitive to any power supply spikes that occur during the auto-zero or linearity correction. The minimum power supply bypassing capacitors recommended are low inductance tantalum capacitors of 10 µF or greater paralleled with 0.1 µF monolithic ceramic capacitors. More or different bypassing may be necessary depending on the overall system requirements. Separate bypass capacitors should be used for the V<sub>A</sub><sup>+</sup> and V<sub>D</sub><sup>+</sup> supplies and placed as close as possible to these pins.

#### 10.0 GROUNDING

The ADC12030/2/4/8's performance can be maximized through proper grounding techniques. These include the use of separate analog and digital ground planes. The digital ground plane is placed under all components that handle digital signals, while the analog ground plane is placed under all components that handle analog ground planes. The digital and analog ground planes are connected together at only one point, either the power supply ground or at the pins of the ADC. This greatly reduces the occurence of ground loops and noise.

Shown in *Figure 18* is the ideal ground plane layout for the ADC12038 along with ideal placement of the bypass capacitors. The circuit board layout shown in *Figure 18* uses three bypass capacitors: 0.01  $\mu$ F (C1) and 0.1  $\mu$ F (C2) surface mount capacitors and 10  $\mu$ F (C3) tantalum capacitor.



#### FIGURE 18. Ideal Ground Plane

#### **11.0 CLOCK SIGNAL LINE ISOLATION**

The ADC12030/2/4/8's performance is optimized by routing the analog input/output and reference signal conductors as far as possible from the conductors that carry the clock signals to the CCLK and SCLK pins. Ground traces parallel to the clock signal traces can be used on printed circuit boards to reduce clock signal interference on the analog input/ output pins.

#### **12.0 THE CALIBRATION CYCLE**

A calibration cycle needs to be started after the power supplies, reference, and clock have been given enough time to stabilize after initial turn-on. During the calibration cycle, correction values are determined for the offset voltage of the sampled data comparator and any linearity and gain errors. These values are stored in internal RAM and used during an analog-to-digital conversion to bring the overall full-scale, offset, and linearity errors down to the specified limits. Full-scale error typically changes  $\pm 0.4$  LSB over temperature and linearity error changes even less; therefore it should be necessary to go through the calibration cycle only once after power up if the Power Supply Voltage and the ambient temperature do not change significantly (see the curves in the Typical Performance Characteristics).

#### 13.0 THE AUTO-ZERO CYCLE

To correct for any change in the zero (offset) error of the A/D, the auto-zero cycle can be used. It may be necessary to do an auto-zero cycle whenever the ambient temperature or the power supply voltage change significantly. (See the curves titled "Zero Error Change vs Ambient Temperature" and "Zero Error Change vs Supply Voltage" in the Typical Performance Characteristics.)

#### **14.0 DYNAMIC PERFORMANCE**

Many applications require the A/D converter to digitize AC signals, but the standard DC integral and differential nonlinearity specifications will not accurately predict the A/D converter's performance with AC input signals. The important

specifications for AC applications reflect the converter's ability to digitize AC signals without significant spectral errors and without adding noise to the digitized signal. Dynamic characteristics such as signal-to-noise (S/N), signal-tonoise + distortion ratio (S/(N + D)), effective bits, full power bandwidth, aperture time and aperture jitter are quantitative measures of the A/D converter's capability.

An A/D converter's AC performance can be measured using Fast Fourier Transform (FFT) methods. A sinusoidal waveform is applied to the A/D converter's input, and the transform is then performed on the digitized waveform. S/(N + D) and S/N are calculated from the resulting FFT data, and a spectral plot may also be obtained. Typical values for S/N are shown in the table of Electrical Characteristics, and spectral plots of S/(N + D) are included in the typical performance curves.

The A/D converter's noise and distortion levels will change with the frequency of the input signal, with more distortion and noise occurring at higher signal frequencies. This can be seen in the S/(N + D) versus frequency curves. These curves will also give an indication of the full power bandwidth (the frequency at which the S/(N + D) or S/N drops 3 dB).

Effective number of bits can also be useful in describing the A/D's noise performance. An ideal A/D converter will have some amount of quantization noise, determined by its resolution, which will yield an optimum S/N ratio given by the following equation:

#### S/N = (6.02 x n + 1.76) dB

where n is the A/D's resolution in bits.

The effective bits of a real A/D converter, therefore, can be found by:


$$n(effective) = \frac{S/N(dB) - 1.76}{6.02}$$

As an example, this device with a differential signed 5V, 10 kHz sine wave input signal will typically have a S/N of 78 dB, which is equivalent to 12.6 effective bits.

### Application Hints (Continued)

#### 15.0 AN RS232 SERIAL INTERFACE

Shown on the following page is a schematic for an RS232 interface to any IBM and compatible PCs. The DTR, RTS, and CTS RS232 signal lines are buffered via level translators



DS011354-44

and connected to the ADC12038's DI, SCLK, and DO pins,

respectively. The D flip flop drives the CS control line.

Note:  $V_A^+$ ,  $V_D^+$ , and  $V_{REF}^+$  on the ADC12038 each have 0.01 µF and 0.1 µF chip caps, and 10 µF tantalum caps. All logic devices are bypassed with 0.1 µF caps.

The assignment of the RS232 port is shown below

			B7	B6	B5	B4	B3	B2	B1	B0
COM1	Input Address	3FE	Х	Х	Х	CTS	Х	Х	Х	Х
	Output Address	3FC	Х	Х	Х	0	Х	Х	RTS	DTR


A sample program, written in Microsoft QuickBasic, is shown on the next page. The program prompts for data mode select instruction to be sent to the A/D. This can be found from the Mode Programming table shown earlier. The data should be entered in "1"s and "0"s as shown in the table with DI0 first. Next the program prompts for the number of SCLKs required for the programmed mode select instruction. For instance, to send all "0"s to the A/D, selects CH0 as the +input, CH1 as the -input, 12-bit conversion, and 13-bit MSB first data output format (if the sign bit was not turned off by a previous instruction). This would require 13 SCLK periods since the output data format is 13 bits. The part powers up with No Auto Cal. No Auto Zero, 10 CCLK Acquisition Time, 12-bit conversion, data out with sign, power up, 12- or 13-bit MSB first, and user mode. Auto Cal, Auto Zero, Power Up and Power Down instructions do not change these default settings. The following power up sequence should be followed:


- 1. Run the program
- 2. Prior to responding to the prompt apply the power to the ADC12038
- 3. Respond to the program prompts


It is recommended that the first instruction issued to the ADC12038 be Auto Cal (see Section 1.1).

### Application Hints (Continued)

```
'variables DOL=Data Out word length, DI=Data string for A/D DI input,
           DO=A/D result string
'SET CS# HIGH
OUT <&amp>H3FC, (<&amp>H2 OR INP (<&amp>H3FC))
                                                      'set RTS HIGH
     <&amp>H3FC, (<&amp>HFE AND INP(<&amp>H3FC))
                                                      'set DTR LOW
OUT
OUT
     <&amp>H3FC, (<&amp>HFD AND INP(<&amp>H3FC))
                                                      'set RTS LOW
OUT
    <&amp>H3FC, (<&amp>HEF AND INP(<&amp>H3FC))
                                                      'set B4 low
10
LINE INPUT <&ldquo>DI data for ADC12038 (see Mode Table on data sheet)<&rdquo>; DI$
INPUT <&ldquo>ADC12038 output word length (8,9,12,13,16 or 17)<&rdquo>; DOL
20
'SET CS# HIGH
OUT
     <&amp>H3FC, (<&amp>H2 OR INP (<&amp>H3FC))
                                                      'set RTS HIGH
OUT
     <&amp>H3FC, (<&amp>HFE AND INP(<&amp>H3FC))
                                                      'set DTR LOW
     <&amp>H3FC, (<&amp>HFD AND INP(<&amp>H3FC))
                                                      'set RTS LOW
OUT
'SET CS# LOW
OUT <&amp>H3FC, (<&amp>H2 OR INP (<&amp>H3FC))
                                                      'set RTS HIGH
OUT
     <&amp>H3FC, (<&amp>H1 OR INP(<&amp>H3FC))
                                                      'set DTR HIGH
OUT <&amp>H3FC, (<&amp>HFD AND INP(<&amp>H3FC))
                                                      'set RTS LOW
DO$=
      <&ldquo> <&rdquo>
                                                       'reset DO variable
 OUT <&amp>H3FC, (<&amp>H1 OR INP(<&amp>H3FC))
                                                       'SET DTR HIGH
 OUT <&amp>H3FC, (<&amp>HFD AND INP(<&amp>H3FC))
                                                      'SCLK low
FOR N=1 TO 8
 Temp$=MID$(DI$,N,1)
 IF Temp$=<&ldquo>0<&rdquo> THEN
   OUT <&amp>H3FC,(<&amp>H1 OR INP(<&amp>H3FC)))
 ELSE OUT <&amp>H3FC, (<&amp>HFE AND INP(<&amp>H3FC))
 END IF
                                       'out DI
 OUT <&amp>H3FC, (<&amp>H2 OR INP(<&amp>H3FC))
                                                      'SCLK high
 IF (INP(<&amp>H3FE) AND 16)=16 THEN
   DO$=DO$+<&ldquo>0<&rdquo>
   ELSE
   DO$=DO$+<&ldquo>1<&rdquo>
 END IF
                                       'input DO
 OUT <&amp>H3FC, (<&amp>H1 OR INP(<&amp>H3FC))
                                                       'SET DTR HIGH
 OUT <&amp>H3FC, (<&amp>HFD AND INP(<&amp>H3FC))
                                                      'SCLK low
NEXT N
IF DOL>8 THEN
 FOR N=9 TO DOL
 OUT <&amp>H3FC, (<&amp>H1 OR INP(<&amp>H3FC))
                                                       'SET DTR HIGH
 OUT <&amp>H3FC, (<&amp>HFD AND INP(<&amp>H3FC))
                                                       SCLK LOW
 OUT <&amp>H3FC, (<&amp>H2 OR INP(<&amp>H3FC))
                                                       'SCLK high
 IF (INP(<&amp>H3FE) AND <&amp>H10)=<&amp>H10 THEN
   DO$=DO$+<&ldquo>0<&rdquo>
 ELSE
   DO$=DO$+<&ldquo>1<&rdquo>
 END IF
 NEXT N
END IF
OUT <&amp>H3FC, (<&amp>HFA AND INP(<&amp>H3FC))
                                                      'SCLK low and DT high
FOR N=1 TO 500
NEXT N
PRINT DO$
INPUT <&ldquo>Enter <&ldquo>C<&rdquo> to convert else <&ldquo>RETURN<&rdquo> to alter DI
data<&rdguo>; s$
IF s$=<&ldquo>C<&rdquo> OR s$=<&ldquo>c<&rdquo> THEN
 GOTO 20
ELSE
 GOTO 10
END IF
END
```







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.