


# 8-Bit Parallel-to-Serial Converter

### **General Description**

The '165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputting occurs asynchronously when the Parallel Load (PL) input is LOW. With PL HIGH, serial shifting occurs on the rising edge of the clock; new data enters via the Serial Data (DS) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable.

August 1989



## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
54	-55°C to +125°C
DM74	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter		54165			Units		
Symbol	Falameter	Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage	2			2			V
V <sub>IL</sub>	Low Level Input Voltage			0.8			0.8	V
lон	High Level Output Current			-0.8			-0.8	mA
I <sub>OL</sub>	Low Level Output Current			16			16	mA
T <sub>A</sub>	) P <sub>n</sub> to PL ) Hold Time HIGH or LOW			125	0		70	°C
t <sub>s</sub> (H) t <sub>s</sub> (L)					10 10			ns
t <sub>h</sub> (H) t <sub>h</sub> (L)					0 0			ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW D <sub>S</sub> to CP <sub>n</sub>	20 20			20 20			ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW D <sub>S</sub> to CP <sub>n</sub>	0 0			0 0			ns
t <sub>s</sub> (H)	CP1 to CP2 or CP2 to CP1				30			ns
t <sub>w</sub> (H)					25			ns
t <sub>w</sub> (L)	PL Pulse Width LOW	15			15			ns
t <sub>rec</sub>	c Recovery Time, PL to CPn				45			ns

## **Electrical Characteristics**

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units		
VI	Input Clamp Voltage	$V_{CC} = Min$ , $I_I = -12 \text{ mA}$			-1.5	V		
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max, V_{IL} =$	Max	2.4	3.4		V	
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, V_{IH} = Min$			0.2	0.4	V	
lj	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA	
I <sub>IH</sub>	High Level Input Current	$V_{CC} = Max, V_1 = 2.4V$	PL			80	- μΑ	
			Inputs			40		
Ι <sub>ΙL</sub>	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	PL			-3.2	– mA	
			Inputs			-1.6		
los	Short Circuit	V <sub>CC</sub> = Max	54	-20		-55	mA	
	Output Current	(Note 2)	DM74	-18		-55		
ICC	Supply Current	$V_{CC} = Max, \overline{PL} = \Box \Gamma$ $P_n = \frown, CP_1, CP_2 = 4.5V$				63	mA	

Symbol	Parameter	-	15 pF 400Ω	Units		
		Min	Мах			
f <sub>max</sub>	Maximum Clock Frequency	20		MHz		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{PL}$ to Q7 or $\overline{Q}7$		31 40	ns		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP1 to Q7 or Q7		24 31	ns		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay P7 to Q7		17 36	ns		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay P7 to $\overline{Q}7$		27 27	ns		

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time.

## **Functional Description**

The '165 contains eight clocked master/slave RS flip-flops connected as a shift register with auxiliary gating to provide overriding asynchronous parallel entry. Parallel data enters when the  $\overline{\text{PL}}$  signal is LOW. The parallel data can change while  $\overline{\text{PL}}$  is LOW provided that the recommended setup and hold times are observed.

For clocked operation,  $\overline{\text{PL}}$  must be HIGH. The two clock inputs perform identically; one can be used as a clock inhibit

by applying a HIGH signal. To avoid double clocking, however, the inhibit signal should only go HIGH while the clock is HIGH. Otherwise, the rising inhibit signal will cause the same response as a rising clock edge. The flip-flops are edge-triggered for serial operations. The serial input data can change at any time, provided only that the recommended setup and hold times are observed, with respect to the rising edge of the clock.


#### **Truth Table**


PL	c	P		Response							
	1	2	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	nesponse
L	х	х	P0	P1	P2	P3	P4	P5	P6	P7	Parallel Entry
н	L		DS	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Right Shift
н	н		Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	No Change
н		L	DS	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Right Shift
Н		Н	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	No Change


H = HIGH Voltage Level


L = LOW Voltage Level

Logic Diagram









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.