

LMX2353 PLLatinum[™] Fractional N Single 2.5 GHz Frequency Synthesizer

General Description

The LMX2353 is a monolithic integrated fractional N frequency synthesizer, designed to be used in a local oscillator subsystem for a radio transceiver. It is fabricated using National's 0.5μ ABiC V silicon BiCMOS process. The LMX2353 contains dual modulus prescalers along with modulo 15 or 16 fractional compensation circuitry in the N divider. A 16/17 or 32/33 prescale ratio can be selected for the LMX2353. Using a fractional N phase locked loop technique, the LMX2353 can generate very stable low noise control signals for UHF and VHF voltage controlled oscillators (VCO's).


The LMX2353 has a highly flexible 16 level programmable charge pump supplies output current magnitudes from 100 μ A to 1.6 mA. Serial data is transferred into the LMX2353 via a three wire interface (Data, LE, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX2353 features very low current consumption; typically 4.5 mA at 3.0V. The LMX2353 is available in a 16-pin TSSOP or a 16-pad CSP surface mount plastic package.

Features

- 2.7V 5.5V operation
- Low Current Consumption
- I_{CC} = 4.5 mA typ @ V_{CC} = 3.0V ■ Programmable or Logical Power Down Mode
- I_{CC} = 5 μ A typ @ V_{CC} = 3.0V Modulo 15 or 16 fractional N divider
- Supports ratios of 1, 2, 3, 4, 5, 8, 15, or 16
- Programmable charge pump current levels 100 µA to 1.6 mA in 100 µA steps
- Digital Filtered Lock Detect

Applications


- Portable wireless communications (PCS/PCN, cordless)
- Zero blind slot TDMA systems
- Cellular and Cordless telephone systems
- Spread spectrum communication systems (CDMA)



www.national.com

PRELIMINARY

June 1999



Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Power Supply Voltage	
V _{cc}	-0.3V to 6.5V
Vp	-0.3V to 6.5V
Voltage on any pin with	
$GND = 0V (V_1)$	–0.3V to V _{CC} +0.3V
Storage Temperature Range (T _S)	–65°C to +150°C
Lead Temperature (solder, 4 sec.) (T_L)	+260°C
ESD - Human Body Model (Note 2)	2 kV

Recommended Operating Conditions

Power Supply Voltage

V _{cc}	2.7V to 5.5V
Vp	V_{CC} to 5.5V
Operating Temperature (T _A)	-40°C to +85°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: This device is a high performance RF integrated circuit and is ESD sensitive. Handling and assembly of this device should only be done at ESD free workstations.

Electrical Characteristics	$(V_{CC} = Vp = 3.0V; -40^{\circ}C < T_A < 85^{\circ}C$ except as specified).
	$(V_{CC} = V_P = 3.0V; -40 C < I_A < 85 C except as specified).$

Sumbal	Baramatar	Conditions		Value		1 lmit
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
GENERAL		•				
I _{cc}	Power Supply Current			4.5		mA
I _{CC-PWDN}	Power Down Current	CE = LOW		5		μA
f _{IN}	RF Operating Frequency	(Note 3)	0.5		2.5	GHz
fosc	Oscillator Frequency	(Note 3)	2		50	MHz
fφ	Phase Detector Frequency				10	MHz
Pf _{IN}	RF Input Sensitivity	$V_{CC} = 3.0V$	-15		0	dBm
		$V_{\rm CC} = 5.0 V$	-10		0	dBm
Vosc	Oscillator Sensitivity	OSC _{IN}	0.5		V _{CC}	V _{PP}
CHARGE PU	IMP		•			
ICP _{o-source}	Charge Pump Output Current	VCP _o = Vp/2, CP_WORD = 0000		-100		μA
ICP _{o-sink}		VCP _o = Vp/2, CP_WORD = 0000		100		μA
ICP _{o-source}		VCP _o = Vp/2, CP_WORD = 1111		-1.6		mA
ICP _{o-sink}		VCP _o = Vp/2, CP_WORD = 1111		1.6		mA
ICP _{o-TRI}	Charge Pump TRI-STATE Current	$0.5 \le VCP_o \le Vp - 0.5,$ -40°C < T _A < 85°C		500		pА
ICP _{o-sink} vs ICP _{o-source}	CP Sink vs Source Mismatch	$VCP_o = Vp/2, T_A = 25^{\circ}C$		3		%
ICP _o vs VCP _o	CP Current vs Voltage	$0.5 \le \text{VCP}_{o} \le \text{Vp} - 0.5, \text{ T}_{A} = 25^{\circ}\text{C}$		8		%
ICP _o vs T	CP Current vs Temperature	$VCP_{o} = Vp/2, -40^{\circ}C < T_{A} < 85^{\circ}C$		8		%
VOLTAGE D	OUBLER					
V _{D-ON}	Voltage Doubler Turn on Time	$\begin{array}{l} \text{OSC}_{\text{IN}} = 10 \text{ MHz}, \text{C}_{\text{ext}} = 0.1 \mu\text{F} \\ \text{V}_{\text{P}} \text{ Settled to within } \pm 10\% \end{array}$		TBD		μs
V _{CPO}	Charge Pump Output Voltage	$2.7V \le V_{CC} \le 3.3V$, Doubler Enabled		2 x V _{CC} - 1.0		V
$V_{P \text{ DOUBLER}}$	Doubler Voltage at V_P Pin	$2.7V \le V_{CC} \le 3.3V$, Doubler Enabled		2 x V _{CC} - 0.5		V
DIGITAL INT	ERFACE (DATA, CLK, LE, EN, F	LD)	1			1
V _{IH}	High-Level Input Voltage	(Note 4)	0.8 x V _{CC}			V
V _{IL}	Low-Level Input Voltage	(Note 4)			0.2 x V _{CC}	V

Cumhal	Parameter	Conditions	Value						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
DIGITAL IN	TERFACE (DATA, CLK, LE, EN,	F _o LD)							
I _{IH}	High-Level Input Current	$V_{IH} = V_{CC} = 5.5V$, (Note 4)	-1.0		1.0	μA			
I _{IL}	Low-Level Input Current	V _{IL} = 0, V _{CC} = 5.5V, (Note 4)	-1.0		1.0	μA			
I _{IH}	Oscillator Input Current	$V_{IH} = V_{CC} = 5.5V$			100	μA			
I _{IL}	Oscillator Input Current	$V_{IL} = 0, V_{CC} = 5.5V$	-100			μA			
V _{OH}	High-Level Output Voltage	I _{OH} = -500 μA	V _{CC} - 0.4			V			
V _{OL}	Low-Level Output Voltage	I _{OL} = 500 μA			0.4	V			
MICROWIRE	TIMING	•							
t _{cs}	Data to Clock Setup Time	See Data Input Timing	50			ns			
t _{CH}	Data to Clock Hold Time	See Data Input Timing	10			ns			
t _{сwн}	Clock Pulse Width High	See Data Input Timing	50			ns			
t _{CWL}	Clock Pulse Width Low	See Data Input Timing	50			ns			
t _{ES}	Clock to Load Enable Setup Time	See Data Input Timing	50			ns			
t _{EW}	Load Enable Pulse Width	See Data Input Timing	50			ns			

Note 3: Minimum operating frequencies are not production tested — only characterized.

Note 4: Except f_{IN} and $\mathsf{OSC}_{\mathsf{IN}}.$

1.0 Functional Description

The basic phase-lock-loop (PLL) configuration consists of a high-stability crystal reference oscillator, a frequency synthesizer such as the National Semiconductor LMX2353, a voltage controlled oscillator (VCO), and a passive loop filter. The frequency synthesizer includes a phase detector, current mode charge pump, as well as programmable reference [R] and feedback [N] frequency dividers. The VCO frequency is established by dividing the crystal reference signal down via the R counter to obtain a frequency that sets the comparison frequency. This reference signal, fr, is then presented to the input of a phase/frequency detector and compared with another signal, fp, the feedback signal, which was obtained by dividing the VCO frequency down by way of the N counter and fractional circuitry. The phase/frequency detector's current source outputs pump charge into the loop filter, which then converts the charge into the VCO's control voltage. The phase/frequency comparator's function is to adjust the voltage presented to the VCO until the feedback signal's frequency (and phase) match that of the reference signal. When this "phase-locked" condition exists, the RF VCO's frequency will be N+F times that of the comparison frequency, where N is the integer divide ratio and F is the fractional component. The fractional synthesis allows the phase detector frequency to be increased while maintaining the same frequency step size for channel selection. The division value N is thereby reduced giving a lower phase noise referred to the phase detector input, and the comparison frequency is noreased allowing faster switching times.

1.1 REFERENCE OSCILLATOR INPUT

The reference oscillator frequency for the PLL is provided by an external reference TCXO through the OSC_{in} pin. OSC_{in} block can operate to 50 MHz with a minimum input sensitivity of 0.5 V_{pp}. The inputs have a V_{CC}/2 input threshold and can be driven from an external CMOS or TTL logic gate.

1.2 REFERENCE DIVIDER (R-COUNTER)

The R-counter is clocked through the oscillator block. The maximum frequency is 50 MHz. The R-counter is CMOS design and 15-bit in length with programmable divider ratio from 3 to 32,767.

1.3 FEEDBACK DIVIDER (N-COUNTER)

The N counter is clocked by the small signal $f_{\rm IN}$ input pin. The N counter is 19 bits with 15 bits integer divide and 4 bits fractional. The integer part is configured as a 5-bit A counter and a 10-bit B counter. The LMX2353 is capable of operating from 500 MHz to 1.2 GHz with the 16/17 prescaler offering a continuous integer divide range from 272 to 16399, and 1.2 GHz to 2.5 GHz with the 32/33 prescaler offering a continuous integer divide range from 1056 to 32767. The fractional compensation is programmable in either 1/15 or 1/16 modes.

1.3.1 Prescaler

The RF input to the prescaler consist of f_{IN} and f_{INB} ; which are complimentary inputs to a differential pair amplifier. The complimentary input is internally coupled to ground with a 10 pF capacitor. This input is typically AC coupled to ground through external capacitors as well. A 16/17 or 32/33 prescaler ratio can be selected.

1.0 Functional Description (Continued)

1.3.2 Fractional Compensation

The fractional compensation circuitry in the N divider allows the user to adjust the VCO's tuning resolution in 1/16 or 1/15 increments of the phase detector comparison frequency. A 4-bit register is programmed with the fractions desired numerator, while another bit selects between fractional 15 and 16 modulo base denominator. An integer average is accomplished by using a 4-bit accumulator. A variable phase delay stage compensates for the accumulated integer phase error, minimizing the charge pump duty cycle, and reducing spurious levels. This technique eliminates the need for compensation current injection in to the loop filter. Overflow signals generated by the accumulator are equivalent to 1 full VCO cycle, and result in a pulse swallow.

1.4 PHASE/FREQUENCY DETECTOR

The phase/frequency detector is driven from the N and R counter outputs. The maximum frequency at the phase detector input is about 2 MHz for some high frequency VCO due to the minimum continuous divide ratio of the dual modulus prescaler. For example, if the VCO output frequency is 1.984 GHz, the maximum phase detector input frequency is 2 MHz because the minimum continuous divide ratio with 32/33 prescaler is 1056. The phase detector outputs control the charge pumps. The polarity of the pump-up or pump-down control is programmed using PD_POL depending on whether the VCO characteristics are positive or negative. The phase detector also receives a feedback signal from the charge pump, in order to eliminate dead zone.

1.5 CHARGE PUMPS

The phase detector's current source output pumps charge into an external loop filter, which then integrates into the VCO's control voltage. The charge pump steers the charge pump output CP_o to V_{CC} (pump-up) or Ground (pump-down). When locked, CP_o is primarily in a TRI-STATE mode with small corrections. The charge pump output current magnitude can be selected from 100 μ A to 1.6 mA by programming the **CP_WORD** bits.

1.6 VOLTAGE DOUBLER

The V_p pin is normally driven from an external power supply over a range of V_{CC} to 5.5V to provide current for the RF charge pump circuit. An internal voltage doubler circuit connected between the V_{CC} and V_p supply pins alternately allows V_{CC} = 3V (±10%) users to run the RF charge pump circuit at close to twice the V_{CC} power supply voltage. The Voltage doubler mode is enabled by setting the V2_EN bit (R[20]) to a HIGH level. The average delivery current of the doubler is less than the instantaneous current demand of the RF charge pump when active and is thus not capable of sustaining a continuous out of lock condition. A large external capacitor connected to V_p ($\approx 0.1 \,\mu$ F) is therefore needed to control power supply droop when changing frequencies.

1.7 MICROWIRE[™] SERIAL INTERFACE

The programmable functions are accessed through the MICROWIRE serial interface. The interface is made of three functions: clock, data and latch enable (LE). Serial data for the various counters is clocked in from data on the rising edge of clock, into the 24-bit shift register. Data is entered MSB first. The last two bits decode the internal register address. On the rising edge of LE, data stored in the shift register is loaded into one of the 4 appropriate latches (selected by address bits). A complete programming description is included in the following sections.

1.8 Lock Detect Output

A digital filtered lock detect function is included with each phase detector through an internal digital filter to produce a logic level output available on the FoLD output pin if selected. The lock detect output is high when the error between the phase detector inputs is less than 15 ns for 5 consecutive comparison cycles. The lock detect output is low when the error between the phase detector inputs is more than 30 ns for one comparison cycle. An analog lock detect status generated from the phase detector is also available on the FoLD output pin, if selected. The lock detect output goes high when the charge pump is inactive. It goes low when the charge pump is active during a comparison cycle. When a PLL is in power down mode, the respective lock detect output is always low.

1.9 OUT0/OUT1 Output Modes (Fastlock & CMOS Output Modes)

The OUT_0 and OUT_1 pins are normally used as general purpose CMOS outputs or as part of a fastlock scheme. There is also a production test mode that overrides the other two normal modes when activated. The selection of these modes is determined by the 4 bit CMOS register ($F2_{15}-18$) described in Table 2.5.3.

The fastlock mode allows the user to open up the loop bandwidth momentarily while acquiring lock by increasing the charge pump output current magnitude while simultaneously switching in a second resistor element to ground via the OUT0 output pin. The loop will lock faster without any additional stability considerations as the phase margin remains constant.

The loop bandwidth during fastlock can be opened up by as much as a factor of 4. The amount of bandwidth increase is a function of the square root of the charge pump current increase. The maximum charge pump current ratio results from switching the charge pump current between 100 µA and 1.6 mA. The damping resistor ratio for these two charge pump current setting changes by the reciprocal of the bandwidth change. In the 4 to 1 bandwidth scenerio, the resulting damping resistor value would be 1/4th of the teady state value. This would be achieved by switching 3 more identical resistors in parallel with the first to ground through the OUT_0 pin.

1.0 Functional Description (Continued)

1.10 POWER CONTROL

.

The PLL is power controlled by the device enable pin (CE) or MICROWIRE power down bit. The enable pin overrides the power down bit *except for the V2_EN bit*. When CE is high, the power down bit determines the state of power control. Activation of any PLL power down mode results in the disabling of the N counter and de-biasing of f_{IN} input (to a high impedance state). The R counter functionality also becomes disabled when the power down bit is activated. The reference oscillator block powers down and the OSCin pin reverts to a high impedance state when CE or power down bit's are asserted, *unless the V2_EN bit (R[20]) is high*. Power down forces the charge pump and phase comparator logic to a TRI-STATE condition. A power down counter reset function resets both N and R counters. Upon powering up the N counter resumes counting in "close" alignment with the R counter (The maximum error is one prescaler cycle). The MICROWIRE control register remains active and capable of loading and latching in data during all of the power down modes.

2.0 Programming Description

2.1 MICROWIRE INTERFACE

The LMX2353 register set can be accessed through the MICROWIRE interface. A 24-bit shift register is used as a temporary register to indirectly program the on-chip registers. The shift register consists of a 24-bit DATA[21:0] field and a 2-bit ADDRESS[1:0] field as shown below. The address field is used to decode the internal register address. Data is clocked into the shift register in the direction from MSB to LSB, when the CLOCK signal goes high. On the rising edge of Latch Enable (LE) signal, data stored in the shift register is loaded into the addressed latch.

MSB			LSI	З
DATA[21:0]			ADDRESS[1:0]	
23	2	1	(0

2.1.1 Registers' Address Map

When Latch Enable (LE) is transitioned high, data is transferred from the 24-bit shift register into the appropriate latch depending on the state of the ADDRESS[1:0] bits. A multiplexing circuit decodes these address bits and writes the data field to the corresponding internal register.

ADDRE	SS[1:0]	REGISTER
FIE	LD	ADDRESSED
0	0	F1 Register
0	1	F2 Register
1	0	R Register
1	1	N Register

	icant Bit	0	Address Field	c	>	-		0		Ŧ	-
	Least Significant Bit	-	Addres	c	>	0		1		Ţ	-
	Lea	2			F1_0		F2_0		R_0	3:0]	N_0
		e			_2 F1_1	-	_2 F2_1		2 R_1	FRAC_CNTR[3:0]	2 N_1
		5 4			F1_3 F1_2		F2_3 F2_2		R_3 R_2	FRAC	N_3 N_2
		9			F1_4 F	-	F2_4 F2		R_4 R		N_4 N
		7			F1_5	ero	F2_5		R_5	[4:0]	N_5
	ATION	œ		tero	7 F1_6	e set to z	7 F2_6	1:0]	7 R_6	NA_CNTR[4:0]	7 N_6
	BIT LOC	10 9		e set to z	F1_8 F1_7	should be	F2_8 F2_7	R_CNTR[14:0]	R_8 R_7	Z	N_8 N_7
	GISTER	11		should be	F1_9 F1	These bits should be set to zero	F2_9 F2	R	R_9 R		N_9_N
	SHIFT REGISTER BIT LOCATION	12		These bits should be set to zero	F1_10	μ	F2_10		R_10		N_10
	S	13	Data Field	È	F1_11		F2_11		R_11		N_11
		14	Data		F1_12		F2_12		R_12		N_12
		15			. F1_13		. F2_13		R_13	NB_CNTR[9:0]	N_13
		16			5 F1_14		5 F2_14			NB_CN	N_14
		17			6 F1_15		6 F2_15		6 R_15		6 N_15
		18	-		1_17 F1_16	CMOS[3:0]	17 F2_16	D[4:0]	_17 R_16		7 N_16
		19		2:0]	Ŀ.	0	18 F2_17	CP_WORD[4:0]	Ľ ₽		8 N_17
Table		20	_	FoLD[2:0]	19 F1_18	z'H	19 F2_18	0	9 R_18		9 N_18
2.1.2 Registers' Truth Table	ant Bit	21		0	0 F1_19	PWDN	0 F2_19		0 R_19	RD[2:0]	0 N_19
sters	Most Significant Bit	22		FRAC _16		0	1 F2_20	DLLV2	1 R_20	CTL_WORD[2:0]	1 N_20
Ξ.		23	1	0	F1_21	0	F2_21	120	R_21	5	N_21

2.0

7

www.national.com

2.2 R REGISTER

· ·

If the ADDRESS[1:0] field is set to 1 0 data is transferred from the 24-bit shift register into the R register which sets the PLL's 15-bit R-counter divide ratio when Latch Enable (LE) signal goes high. The divide ratio is put into the R_CNTR[14:0] field and is described in section 2.2.1. The divider ratio must be \geq 3. The bits used to control the voltage doubler (V2_EN), Delay Lock Loop, (DLL_MODE), Charge Pump (CP_WORD) are detailed in section 2.2.2 -2.2.4 below.

Most Significant Bit SHIFT REGISTER BIT LOCATION Least S											Significa	ant Bit											
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Data Field											Addres	s Field										
DLL_ MODE	V2_ EN		CP_\	NORE	D[4:0]			R_CNTR[14:0]								1	0						
R _21	R _20	R _19	R _18	R _17	R _16	R _15	R _14	R _13	R _12	R _11	R _10	R _9	R _8	R _7	R _6	R _5	R _4	R _3	R _2	R _1	R _0		0

2.2.1 Reference Divide Ratio (R_CNTR)

If the ADDRESS[1:0] field is set to 1 0 data is transferred MSB first from the 24-bit shift register into a latch which sets the 15-bit R Counter, R_CNTR[14:0]. Serial data format is shown below.

							R_0	NTR[1	4:0]						
Divide Ratio	R_14	R_13	R_12	R_11	R_10	R_9	R_8	R_7	R_6	R_5	R_4	R_3	R_2	R_1	R_0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	٠	•	•	•	•	•	•	•
32,767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: R-counter divide ratio must be from 3 to 32,767.

2.2.2 V2_EN (R_20)

The V2_EN bit when set high enables the voltage doubler for the charge pump supply.

Bit	Location	Function	0	1
V2_EN	R_20	Voltage Doubler Enable	Disable	Enabled

2.2.3 DLL_MODE (R_21)

The DLL_MODE bit should be set to 1 for normal usage.

Bit	Location	Function	0	1
DLL_MODE	R_21	Delay Line Loop Calibration Mode	Slow	Fast

2.2.4 CP_WORD (R_15-R_19)

R_19	R_18	R_17	R_16	R_15
CP_8X	CP_4X	CP_2X	CP_1X	PD_POL


2.2.4.1 Charge Pump Output Truth Table

	R_19	R_18	R_17	R_16
ICP _O μA (typ)	CP_8X	CP_4X	CP_2X	CP_1X
100	0	0	0	0
200	0	0	0	1
300	0	0	1	0
400	0	0	1	1
-	-	-	-	-
900	1	0	0	0
-	-	-	-	-
1600	1	1	1	1

2.2.4.2 Phase Detector Polarity (PD_POL)

Depending upon VCO characteristics, the PD_POL (R_15) bit should be set accordingly: When VCO characteristics are positive like (1), PD_POL should be set HIGH; When VCO characteristics are negative like (2), PD_POL should be set LOW.

VCO CHARACTERISTICS



2.3 N REGISTER

If the ADDRESS[1:0] field is set to 1 1, data is transferred from the 24-bit shift register into the N register which sets the PLL's 19-bit N-counter, prescaler value, counter reset, and power-down bit. The 19-bit N counter consists of a 4-bit fractional numerator, FRAC_CNTR[3:0], a 5-bit swallow counter, A_CNTR[4:0], and a 10-bit programmable counter, B_CNTR[9:0]. Serial data format is show below. The divide ratio (NB_CNTR) must be \geq 3, and must be \geq swallow counter +2; NB_CNTR \geq (NA_CNTR +2).

Most	Signif	icant I	Bit						SI	HIFT I	REGIS	STE	r Bl'	T LC	CA	SHIFT REGISTER BIT LOCATION Least S														
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
									Data	Field												Addres	s Field							
CTL_	WORD	D[2:0]		NB_CNTR[9:0]										NA_CNTR[4:0] FRAC							3:0]									
Ν	N	N	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	N	Ν	Ν	Ν	Ν	Ν	Ν	Ν	N	N	Ν	1	1							
_21	_20	_19	_18	_17	_16	_15	_14	_13	_12	_11	_10	_9	_8	_7	_6	_5	_4	_3	_2	_1	_0									

2.3.1 CTL_WORD (N_19 - N_21)

N_21	N_20	N_19
CNT_RST	PWDN	PRESC_SEL

2.3.2 Control Word Truth Table

Bit	Location	Function	0	1
PRESC_SEL	N_19	Prescaler Modulus Select	16/17 (0.5 GHz to 1.2 GHz)	32/33 (1.2 GHz to 2.5 GHz)
PWDN	N_20	Power Down	Powered Up	Powered Down
CNT_RST	N_21	Counter Reset	Normal Operation	Reset
PWDN_MODE	F2_19	Power Down Mode Select	Asynchronous Power Down	Synchronous Power Down

2.3.2.1 Counter Reset (CNT_RST)

The Counter Reset enable bit when activated allows the reset of both N and R counters. Upon removal of the reset bit, the N counter resumes counting in "close" alignment with the R counter (the maximum error is one prescaler cycle).

2.3.2.2 Power Down (PWDN)

Activation of the PLL PWDN bit results in the disabling of the N counter divider and de-biasing of the f_{IN} input (to a high impedance state). The R counter functionality also becomes disabled when the power down bit is activated. The OSCin pin reverts to a high impedance state as well during power down. Power down forces the charge pump and phase comparator logic to a TRI-STATE condition. The MICROWIRE control register remains active and capable of loading and latching in data during all of the power down modes.

2.3.2.3 Prescaler Modulus Select (PRESC_SEL)

The PRESC_SEL bit is used to set the RF prescaler modulus value. The LMX2353 is capable of operating from 500 MHz to 1.2 GHz with the 16/17 prescaler, and 1.2 GHz to 2.5 GHz with the 32/33 prescaler selection.

9

2.3.2.4 Power Down Mode (PWDN_MODE)

Synchronous Power Down Mode

. .

The PLL loop can be synchronously powered down by setting the PWDN mode bit HIGH ($F2_19=1$) and then asserting the power down mode bit (N20 = 1). The power down function is gated by the charge pump. Once the power down program bit is loaded, the part will go into power down mode upon the completion of a charge pump pulse event.

Asynchronous Power Down Mode

The PLL loop can be asynchronously powered down by setting the PWDN mode bit LOW ($F2_19=0$) and then asserting the power down mode bit (N20 = 1). The power down function is NOT gated by the charge pump. Once the power down program bit is loaded, the part will go into power down mode immediately.

2.3.3 Feedback Divide Ratio (NB Counter)

					NB_CN	FR[9:0]				
Divide Ratio	N_18	N_17	N_11	N_10	N_9					
3	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	٠	•	•	•
1023	1	1	1	1	1	1	1	1	1	1

Note: B-counter divide ratio must be \geq 3. NB_CNTR \geq (NA_CNTR +2).

2.3.4 Swallow Counter Divide Ratio (NA Counter)

			NB_CNTR[4:0]		
Divide Ratio	N_8	N_7	N_6	N_5	N_4
0	0	0	0	0	0
1	0	0	0	0	1
•	•	•	•	•	•
31	1	1	1	1	1

Note: Swallow Counter Value: 0 to 31.

 $NB_CNTR \ge (NA_CNTR +2).$

2.3.5 Fractional Modulus Accumulator (FRAC_CNTR)

Divide Ratio	Divide Ratio		FRAC_C	NTR[3:0]	
Modulus 15	Modulus 16	N_3	N_2	N_1	N_0
0	0	0	0	0	0
1/15	1/16	0	0	0	1
2/15	2/16	0	0	1	0
•	•	•	•	•	•
14/15	14/16	1	1	1	0
N/A	15/16	1	1		

2.3.6 Pulse Swallow Function

 $f_{VCO} = [N+F] \times [f_{OSC}/R]$ where N = (PxB) + A

 f_{VCO} : Output frequency of external voltage controlled oscillator (VCO)

- F: Fractional ratio (contents of FRAC_CNTR divided by the fractional modulus)
- B: Preset divide ratio of binary 10-bit programmable counter (3 to 1023)
- A: Preset divide ratio of binary 5-bit swallow counter

0 < A < 31 {P=32};

- 0 < A < 15 {P=16};
- A +2 < B
- f_{OSC}: Output frequency of the external reference frequency oscillator

- R: Preset divide ratio of binary 15-bit programmable reference counter (3 to 32767)
- P: Preset modulus of dual modulus prescaler (P = 16 or 32)

2.4 F1 REGISTER

If the ADDRESS[1:0] field is set to 0 0, data is transferred from the 24-bit shift register into the F1 register when Latch Enable (LE) signal goes high . The F1 register sets the fractional divider denominator FRAC_16 bit and F_{out} / Lock Dectect output F_oLD word. The rest of the bits F1_0 - F1_16, and F1_21 are Don't Care.

Most	t Signifi	cant	Bit			SHIFT REGISTER BIT LOCATION Least														ast \$	Significant Bit		
23	22	21	20	19	18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2													2	1	0		
								I	Data I	Field												Addres	s Field
0	FRAC _16		F₀LD			These bits should be set to zero												0	0				
F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1		0
_21	_20	_19	_18	_17	_16	_15	_14	_13	_12	_11	_10	_9	_8	_7	_6	_5	_4	_3	_2	_1	_0		

Note:0 denotes setting the bit to zero.

2.4.1 FRAC_16

The FRAC_16 bit is used to set the fractional compensation at either 1/16 or 1/15 resolution. When FRAC_16 bit is set to one, the fractional modulus is set to 1/16 resolution, and FRAC_16 = 0 corresponds to 1/15. See section 2.3.5 for fractional divider values.

Bit	Location	Function	0	1
FRAC_16	F1_20	Fractional Modulus	1/15	1/16

2.4.2 F_oLD

The F_oLD word is used to set the function of the Lock Detect output pin according to the Table 2.4.2.1 below. Open drain lock detect output is provided to indicate when the VCO frequency is in "lock". When the loop is locked and a lock detect mode is selected, the pin is HIGH, with narrow pulses LOW. See typical Lock detect timing in section 2.4.2.4.

2.4.2.1 FoLD Programming Truth Table


F1_19	F1_18	F1_17	F _o LD Output State
0	0	0	Analog Lock Detect
			(Open Drain)
0	0	1	Reserved
0	1	0	Digital Lock Detect
0	1	1	Reserved
1	0	0	Reserved
1	0	1	Reserved
1	1 1 0		N Divider Output
1	1	1	R Divider Output

Reserved - Denotes a disallowed programming condition.


2.4.2.2 Lock Detect (LD) Digital Filter

The LD Digital Filter compares the difference between the phase of the inputs of the phase detector to a RC generated delay of approximately 15 ns. To enter the locked state (Lock = HIGH) the phase error must be less than the 15 ns RC delay for 5 consecutive reference cycles. Once in lock (Lock = HIGH), the RC delay is changed to approximately 30 ns. To exit the locked state (Lock = LOW), the phase error must become greater than the 30 ns RC delay. If the PLL is unlocked, the lock detect output will be forced LOW. A flow chart of the digital filter is shown next.

www.national.com



www.national.com



2.5 F2 REGISTER

If the ADDRESS[1:0] field is set to 0 1, data is transferred from the 24-bit shift register into the F2 register when Latch Enable (LE) signal goes high. The F2 register sets the CMOS output word bit CMOS[3:0] and the power down mode bit PWDN_MODE. The rest of the bits F2_0 - F2_14, and F2_20-F_21 are Don't Care.

Mos	t Sigr	nificant Bi	it			SHIFT REGISTER BIT LOCATION Least														ast S	Significa	ant Bit	
23	22	21	20	19	18	17	16													1	0		
								D	ata F	ield												Addres	s Field
0	0	PWDN_ MODE		СМО	S[3:0]			These bits should be set to zero													0	0	
F2	F2	F2	F2	F2	F2	F2	F2	F2	F2	F2	F2	F2	F2	F2	F2	F2	F2	F2	F2	F2	F2	0	0
_21	_20	_19	_18	_17	_16	_15	_14	_13	_12	_11	_10	_9	_8	_7	_6	_5	_4	_3	_2	_1	_0		

Note:0 denotes setting the bit to zero

2.5.1 PWDN_MODE (F2_19)

See section 2.3.2 describing the control word and power down.

2.5.2 Programmable CMOS Outputs (F2_15-F2_18)

F2_18	F2_17	F2_16	F2_15
FastLock	TEST	OUT_1	OUT_0

2.5.3 OUT0/OUT1 Truth Table

Bit	Location	Function	0	1
OUT_0	F2_15	Set the output logic level of OUT0 pin	LOW	HIGH
OUT_1	F2_16	Set the output logic level of OUT1 pin	LOW	HIGH
TEST	F2_17	Test	Normal Operation	Test Mode
FastLock	F2_18	FastLock Mode	CMOS Output Mode	FastLock Mode

The CMOS[3:0] 4-bit register selects one of three modes for the OUT_0 and OUT_1 pins. The OUT_0 and OUT_1 pins are normally used as general purpose CMOS outputs or as part of a fastlock scheme. There is also a production test mode that overrides the other two normal modes when activated.

GENERAL PURPOSE CMOS OUTPUT MODE: The general purpose CMOS output mode is selected when the Fastlock bit (F2_F18) and TEST bit (F2_17) are set LOW. The logic levels of the OUT_0 bit (F2_15) and OUT_1 bit (F2_16) then determine the logic states of the OUT_0 and OUT_1 pins.


FASTLOCK MODE: The Fastlock bit (F2_18) selects between the general purpose CMOS output or fastlock modes. The fastlock mode is selected when the fastlock bit is HIGH. The fastlock mode allows the user to open up the loop bandwidth momentarily while acquiring lock by increasing the charge pump output current magnitude while simultaneously switching in a second resistor element to ground via the OUT0 output pin.

The low gain or steadystate mode for fastlocking is defined to be whenever the charge pump current selected is less than 900 µA. The high gain or acquisition mode is defined to be whenever the charge pump current is greater or equal to 900 µA. (The logic setting of the CP_8X bit determines which of the two gain modes the user is in.) During the acquisition phase when the CP_8X bit is set to a HIGH state, the OUT0 output becomes active LOW thereby altering the loop's damping resistance.

The acquisition phase is terminated by setting the CP_8X bit LOW resulting in the OUT0 output being OFF or TRI-STATE. When in fastlock mode, the OUT_0 and OUT_1 bits are don't care bits, and the OUT1 output is at TRI-STATE.

TEST MODE: The OUT0/OUT1 test mode occurs when the TEST bit (F2_17) is set HIGH. This mode is intended for NSC production test only. Selecting this mode overrides the FASTLOCK and GEN PURPOSE modes.


2.5.4 Serial Data Input Timing




Notes: Data shifted into register on clock rising edge.

Data is shifted in MSB first.

Test Conditions: The Serial Data Input Timing is tested using a symmetrical waveform around $V_{cc}/2$. The test waveform has an edge rate of 0.6 V/ns with amplitudes of 2.2V @ $V_{CC} = 2.7V$ and 2.6V $V_{CC} = 5.5V$.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.