

LMX2314/LMX2315 PLLatinum[™] 1.2 GHz Frequency Synthesizer for RF Personal Communications

General Description

Block Diagram

The LMX2314 and the LMX2315 are high performance frequency synthesizers with integrated prescalers designed for RF operation up to 1.2 GHz. They are fabricated using National's ABiC IV BiCMOS process.

The LMX2314 and the LMX2315 contain dual modulus prescalers which can select either a 64/65 or a 128/129 divide ratio at input frequencies of up to 1.2 GHz. Using a proprietary digital phase locked loop technique, the LMX2314/15's linear phase detector characteristics can generate very stable, low noise local oscillator signals.

Serial data is transferred into the LMX2314 and the LMX2315 via a three line MICROWIRETM interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX2314 and the LMX2315 feature very low current consumption, typically 6 mA at 3V.

The LMX2314 is available in a JEDEC 16-pin surface mount plastic package. The LMX2315 is available in a TSSOP 20-pin surface mount plastic package.


Features

- RF operation up to 1.2 GHz
- 2.7V to 5.5V operation
- Low current consumption:
- $I_{CC} = 6 \text{ mA}$ (typ) at $V_{CC} = 3V$
- Dual modulus prescaler: 64/65 or 128/129
- Internal balanced, low leakage charge pump
- Power down feature for sleep mode: $I_{CC} = 30 \ \mu A$ (typ) at $V_{CC} = 3V$
- Small-outline, plastic, surface mount JEDEC, 0.150" wide, (2314) or TSSOP, 0.173" wide, (2315) package

Applications

- Cellular telephone systems
- (GSM, IS-54, IS-95, RCR-27)
- Portable wireless communications (DECT, ISM902-928 CT-2)
- Other wireless communication systems







© 1995 National Semiconductor Corporation TL/W/11766

RRD-B30M115/Printed in U. S. A.

March 1995





Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltage	
V _{CC}	-0.3V to $+6.5V$
VP	-0.3V to $+6.5V$
Voltage on Any Pin	
with $GND = 0V (V_I)$	-0.3V to $+6.5V$
Storage Temperature Range (T _S)	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (T _L) (solder, 4 sec.)	+ 260°C

Recommended Operating Conditions

Power Supply Voltage

conditions listed.

V _{CC}	2.7V to 5.5V
VP	V _{CC} to +5.5V
Operating Temperature (T _A)	-40°C to +85°C
Note 1: Absolute Maximum Ratings indicate limit the device may occur. Operating Ratings indicat device is intended to be functional, but do not g ance limits. For guaranteed specifications and te- trical Characteristics. The guaranteed specificati	te conditions for which the juarantee specific perform- st conditions, see the Elec-


Electrical Characteristics $V_{CC} = 5.0V$, $V_P = 5.0V$; $-40^{\circ}C < T_A < 85^{\circ}C$, except as specified


Symbol	Parameter	Conditions	Min	Тур	Max	Units		
ICC	Power Supply Current	$V_{\rm CC} = 3.0 V$		6.0	8.0	mA		
		$V_{\rm CC} = 5.0 V$		6.5	8.5	mA		
ICC-PWDN	Power Down Current	$V_{\rm CC} = 3.0 V$		30	180	μA		
		$V_{\rm CC} = 5.0 V$		60	350	μA		
f _{IN}	Maximum Operating Frequency		1.2			GHz		
fosc	Maximum Oscillator Frequency		20			MHz		
		No Load on OSC Out	40			MHz		
f _¢	Maximum Phase Detector Frequency		10			MHz		
Pf _{IN}	Input Sensitivity	$V_{\rm CC} = 2.7 V \text{ to } 3.3 V$	- 15		+6	-ID		
		$V_{CC} = 3.3V \text{ to } 5.5V$	-10		+6	dBm		
V _{OSC}	Oscillator Sensitivity	OSCIN	0.5			V _{PP}		
V _{IH}	High-Level Input Voltage	*	0.7 V _{CC}			V		
V _{IL}	Low-Level Input Voltage	*			0.3 V _{CC}	V		
IIH	High-Level Input Current (Clock, Data)	$V_{IH} = V_{CC} = 5.5V$	-1.0		1.0	μA		
IIL	Low-Level Input Current (Clock, Data)	$V_{IL} = 0V, V_{CC} = 5.5V$	-1.0		1.0	μA		
IIH	Oscillator Input Current	$V_{IH} = V_{CC} = 5.5V$			100	μA		
IIL]	$V_{IL} = 0V, V_{CC} = 5.5V$	-100			μA		
IIH	High-Level Input Current (LE, FC)	$V_{IH} = V_{CC} = 5.5V$	-1.0		1.0	μA		
IIL	Low-Level Input Current (LE, FC)	$V_{IL} = 0V, V_{CC} = 5.5V$	-100		1.0	μA		


*Except f_{IN} and OSC_{IN}

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
I _{Do} -source	Charge Pump Output Current	$V_{D_0} = V_P/2$		-5.0		mA	
I _{Do} -sink		$V_{D_0} = V_P/2$		5.0		mA	
I _{Do} -Tri	Charge Pump TRI-STATE® Current	$\begin{array}{l} 0.5V \leq V_{D_{0}} \leq V_{P} - 0.5V \\ T = 85^{\circ}C \end{array} \label{eq:posterior}$	-2.5		2.5	nA	
I _{Do} vs V _{Do}	Charge Pump Output Current Magnitude Variation vs Voltage (Note 1)	$\begin{array}{l} 0.5V \leq V_{D_0} \leq V_P - 0.5V \\ T = 25^{\circ}C \end{array}$			15	%	
I _{Do} -sink vs I _{Do} -source	Charge Pump Output Current Sink vs Source Mismatch (Note 2)	$V_{D_0} = V_P/2$ T = 25°C			10	%	
l _{Do} vs T	Charge Pump Output Current Magnitude Variation vs Temperature (Note 3)	$-40^{\circ}C < T < 85^{\circ}C$ $V_{D_0} = V_P/2$		10		%	
V _{OH}	High-Level Output Voltage	$I_{OH} = -1.0 \text{ mA}^{**}$	V _{CC} - 0.8			V	
V _{OL}	Low-Level Output Voltage	I _{OL} = 1.0 mA**			0.4	V	
V _{OH}	High-Level Output Voltage (OSC _{OUT})	I _{OH} = -200 μA	$V_{\rm CC}-0.8$			V	
V _{OL}	Low-Level Output Voltage (OSC _{OUT})	I _{OL} = 200 μA			0.4	V	
I _{OL}	Open Drain Output Current (ϕ_p)	$V_{CC} = 5.0V, V_{OL} = 0.4V$	1.0			mA	
I _{OH}	Open Drain Output Current (ϕ_p)	$V_{OH} = 5.5V$			100	μA	
R _{ON}	Analog Switch ON Resistance (2315)			100		Ω	
t _{CS}	Data to Clock Set Up Time	See Data Input Timing	50			ns	
t _{CH}	Data to Clock Hold Time	See Data Input Timing	10			ns	
t _{CWH}	Clock Pulse Width High	See Data Input Timing	50			ns	
t _{CWL}	Clock Pulse Width Low	See Data Input Timing	50			ns	
t _{ES}	Clock to Enable Set Up Time	See Data Input Timing	50			ns	
t _{EW}	Enable Pulse Width	See Data Input Timing	50			ns	

**Except OSC_{OUT} Notes 1, 2, 3: See related equations in Charge Pump Current Specification Definitions








Functional Description


The simplified block diagram below shows the 19-bit data register, the 14-bit R Counter and the S Latch, and the 18-bit N Counter (intermediate latches are not shown). The data stream is clocked (on the rising edge) into the DATA input, MSB first. If the Control Bit (last bit input) is HIGH, the DATA is transferred into the R Counter (programmable reference divider) and the S Latch (prescaler select: 64/65 or 128/129). If the Control Bit (LSB) is LOW, the DATA is transferred into the N Counter (programmable divider).



Functional Description (Continued)

PROGRAMMABLE DIVIDER (N COUNTER)

The N counter consists of the 7-bit swallow counter (A counter) and the 11-bit programmable counter (B counter). If the Control Bit (last bit shifted into the Data Register) is LOW, data is transferred from the 19-bit shift register into a 7-bit latch (which sets the 7-bit Swallow (A) Counter) and an 11-bit latch (which sets the 11-bit programmable (B) Counter). Serial data format is shown below.



Note: S8 to S18: Programmable counter divide ratio control bits (3 to 2047)

7-BIT SWALLOW COUNTER DIVIDE RATIO (A COUNTER)

Divide Ratio A	S 7	S 6	S 5	S 4	S 3	S 2	S 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	٠	•	٠
127	1	1	1	1	1	1	1

Note: Divide ratio: 0 to 127

 $\mathsf{B}\,\geq\,\mathsf{A}$

11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO (B COUNTER)


Divide Ratio B	S 18	S 17	S 16	S 15	S 14	S 13	S 12	S 11	S 10	S 9	S 8
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
٠	•	•	•	٠	•	٠	٠	٠	•	٠	•
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio: 3 to 2047 (Divide ratios less than 3 are prohibited) $B \ \geq \ A$

PULSE SWALLOW FUNCTION


 $f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$

- f_{VCO}: Output frequency of external voltage controlled oscillator (VCO)
- B: Preset divide ratio of binary 11-bit programmable counter (3 to 2047)
- A: Preset divide ratio of binary 7-bit swallow counter (0 \leq A \leq 127, A \leq B)
- $\ensuremath{\mathsf{f}_{\text{OSC}}}$. Output frequency of the external reference frequency oscillator
- R: Preset divide ratio of binary 14-bit programmable reference counter (3 to 16383)
- P: Preset modulus of dual modulus prescaler (64 or 128)



Analog Switch (2315 only)


The analog switch is useful for radio systems that utilize a frequency scanning mode and a narrow band mode. The purpose of the analog switch is to decrease the loop filter time constant, allowing the VCO to adjust to its new frequency in a shorter amount of time. This is achieved by adding another filter stage in parallel. The output of the charge pump is normally through the D_o pin, but when LE is set HIGH, the charge pump output also becomes available at BISW. A typical circuit is shown below. The second filter stage (LPF-2) is effective only when the switch is closed (in the scanning mode).



TL/W/11766-11


Typical Crystal Oscillator Circuit


A typical circuit which can be used to implement a crystal oscillator is shown below.




Typical Lock Detect Circuit

A lock detect circuit is needed in order to provide a steady LOW signal when the PLL is in the locked state. A typical circuit is shown below.







 $\frac{\mathrm{d}\phi}{\mathrm{d}\omega} = \frac{\mathrm{T2}}{1+(\omega \bullet \mathrm{T2})^2} - \frac{\mathrm{II}}{1+(\omega \bullet \mathrm{T1})^2} = 0$

we find the frequency point corresponding to the phase inflection point in terms of the filter time constants T1 and T2. This relationship is given in equation 5. (5)

$$\omega_{p} = 1/\sqrt{T2} \bullet T1$$

(4)

For the loop to be stable the unity gain point must occur before the phase reaches -180 degrees. We therefore want the phase margin to be at a maximum when the magnitude of the open loop gain equals 1. Equation 2 then gives Tallia I : **T** = 2 ||

$$C1 = \frac{K\phi \bullet K_{VCO} \bullet 11}{\omega_p^2 \bullet N \bullet T2} \left\| \frac{(1 + j\omega_p \bullet 12)}{(1 + j\omega_p \bullet T1)} \right\|$$
(6)

Bode plot (ω p) as the point of unity gain. The phase margin

is shown to be the difference between the phase at the unity

Z(s)

1/N

Closed Loop Gain = θ_0/θ_i = G(s)/[1 + H(s) G(s)]

vco

s

 Θ_{\circ}

TI /W/11766-18

gain point and -180° .

Κφ

Open Loop Gain = θ_i/θ_e = H(s) G(s)

 $= K\phi Z(s) K_{VCO}/Ns$

Σ

Θ

Application Information (Continued)

Therefore, if we specify the loop bandwidth, ω_p , and the phase margin, ϕ_p , Equations 1 through 6 allow us to calculate the two time constants, T1 and T2, as shown in equations 7 and 8. A common rule of thumb is to begin your design with a 45° phase margin.

$$T1 = \frac{\sec \phi_p - \tan \phi_p}{\omega_p}$$
(7)

$$T2 = \frac{1}{\omega_p^2 \bullet T1}$$
 (8)

From the time constants T1, and T2, and the loop bandwidth, $\omega_{\rm p},$ the values for C1, R2, and C2 are obtained in equations 9 to 11.

$$C1 = \frac{T1}{T2} \bullet \frac{K\phi \bullet K_{VCO}}{\omega_p^2 \bullet N} \sqrt{\frac{1 + (\omega_p \bullet T2)^2}{1 + (\omega_p \bullet T1)^2}}$$
(9)

$$C2 = C1 \bullet \left(\frac{T2}{T1} - 1\right)$$
(10)

$$R2 = \frac{12}{C2}$$
(11)

- K_{VCO} (MHz/V)
 Voltage Controlled Oscillator (VCO) Tuning Voltage constant. The frequency vs voltage tuning ratio.

 Kφ (mA)
 Phase detector/charge pump gain constant. The ratio of the current output to the input phase differential.

 N
 Main divider ratio. Equal to RF_{opt}/f_{ref}
- RF_{opt} (MHz)
 Radio Frequency output of the VCO at which the loop filter is optimized.

 f_{ref} (kHz)
 Frequency of the phase detector inputs. Usually equivalent to the RF channel spacing.

1

T2 = -

In choosing the loop filter components a trade off must be made between lock time, noise, stability, and reference spurs. The greater the loop bandwidth the faster the lock time will be, but a large loop bandwidth could result in higher reference spurs. Wider loop bandwidths generally improve close in phase noise but may increase integrated phase noise depending on the reference input, VCO and division ratios used. The reference spurs can be reduced by reducing the loop bandwidth or by adding more low pass filter stages but the lock time will increase and stability will decrease as a result.

THIRD ORDER FILTER

A low pass filter section may be needed for some applications that require additional rejection of the reference sidebands, or spurs. This configuration is given in *Figure 4*. In order to compensate for the added low pass section, the component values are recalculated using the new open loop unity gain frequency. The degradation of phase margin caused by the added low pass is then mitigated by slightly increasing C1 and C2 while slightly decreasing R2.

The added attenuation from the low pass filter is:

$$ATTEN = 20 \log[(2\pi f_{ref} \bullet R3 \bullet C3)^2 + 1]$$
(12)
Defining the additional time constant as

Then in terms of the attenuation of the reference spurs added by the low pass pole we have

$$T3 = \sqrt{\frac{10^{\text{ATTEN}/20} - 1}{(2\pi \bullet f_{\text{ref}})^2}}$$
(14)


We then use the calculated value for loop bandwidth ω_c in equation 11, to determine the loop filter component values in equations 15–17. ω_c is slightly less than ω_p , therefore the frequency jump lock time will increase.

$$\omega_{c}^{2} \bullet (T1 + T3)$$

$$\omega_{c} = \frac{\tan\phi \bullet (T1 + T3)}{[(T1 + T3)^{2} + T1 \bullet T3]} \bullet \left[\sqrt{1 + \frac{(T1 + T3)^{2} + T1 \bullet T3}{[\tan\phi \bullet (T1 + T3)]^{2}}} - 1 \right]$$
(15)
(16)

$$C1 = \frac{11}{T2} \bullet \frac{\kappa \phi \bullet \kappa_{VCO}}{\omega_c^2 \bullet N} \bullet \left[\frac{(1 + \omega_c^2 \bullet 12^2)}{(1 + \omega_c^2 \bullet T3^2)(1 + \omega_c^2 \bullet T3^2)} \right]^{\frac{1}{2}}$$
(17)

Application Information (Continued) Consider the following application example: Example #1 $K_{VCO} = 20 \text{ MHz/V}$ $K\phi = 5 mA$ (Note 1) RF_{opt} = 900 MHz $F_{ref} = 200 \text{ kHz}$ $N = RF_{opt}/f_{ref} = 4500$ $\omega_{\rm p} = 2\pi * 20 \text{ kHz} = 1.256e5$ $\phi_p = 45^\circ$ ATTEN = 20 dB $T1 = \frac{sec\varphi_p - tan\varphi_p}{\omega_p} = 3.29e{-}6$ $T3 = \sqrt{\frac{10^{(20/20)} - 1}{(2\pi \bullet 200e3)^2}} = 2.387e - 6$ (3.29e-6 + 2.387e-6) $\omega_{\rm C} = \frac{(3.29e-6+2.367e-6)}{[(3.29e-6+2.387e-6)^2+3.29e-6+2.387e-6]}$ $\bullet \left[\sqrt{1 + \frac{(3.29e - 6 + 2.387e - 6)^2 + 3.29e - 6 \bullet 2.387e - 6}{[(3.29e - 6 + 2.387e - 6)]^2}} - 1 \right]$ = 7.045e4 $T2 = \frac{1}{(7.045e4)^2 \bullet (3.29e - 6 + 2.387e - 6)} = 3.549e - 5$ $C1 = \frac{3.29e-6}{3.549e-5} \frac{(5e-3) \cdot 20e6}{(7.045e4)^2 \cdot 4500} \bullet \left[\frac{[1 + (7.045e4)^2 \cdot (3.549e-5)^2]}{[1 + (7.045e4)^2 \cdot (3.29e-6)^2][1 + (7.045e4)^2 \cdot (2.387e-6)^2]} \right]^{\frac{1}{2}}{\frac{1}{2}}$]½ = 1.085 nF C2 = 1.085 nF • $\left(\frac{3.55e-5}{3.29e-6} - 1\right)$ = 10.6 nF; ${\sf R2}=\frac{3.55e\!-\!5}{10.6e\!-\!9}=3.35\,k\Omega;$ if we choose R3 = 22k; then C3 = $\frac{2.34e-6}{22e3}$ = 106 pF. Converting to standard component values gives the following filter values, which are shown in Figure 4. 1000 pF ______ 3.3k ______ 10 nF $C1 = 1000 \, pF$ 100 pF $R2 = 3.3 k\Omega$ C2 = 10 nF $R3 = 22 k\Omega$ C3 = 100 pF TL/W/11766-20 Note 1: See related equation for $K\phi$ in Charge Pump Current Specification FIGURE 4. ~ 20 kHz Loop Filter Definitions. For this example V_{P} = 5.0V. The value of $K\phi$ can then be approximated using the curves in the Typical Peformance Characteristics for Charge Pump Current vs. D₀ Voltage. The units for K ϕ are in mA. You may also use K ϕ = (5 mA/2 π rad), but in this case you must convert K_{VCO} to (rad/V) multiplying by 2π .



Application Information (Continued) EXTERNAL CHARGE PUMP

The LMX PLLatimum series of frequency synthesizers are equipped with an internal balanced charge pump as well as outputs for driving an external charge pump. Although the superior performance of NSC's on board charge pump eliminates the need for an external charge pump in most applications, certain system requirements are more stringent. In these cases, using an external charge pump allows the designer to take direct control of such parameters as charge pump voltage swing, current magnitude, TRI-STATE leakage, and temperature compensation.

One possible architecture for an external charge pump current source is shown in *Figure 9*. The signals ϕ_p and ϕ_r in the diagram, correspond to the phase detector outputs of the LMX2314/2315 frequency synthesizers. These logic signals are converted into current pulses, using the circuitry shown in *Figure 9*, to enable either charging or discharging of the loop filter components to control the output frequency of the PLL.

Referring to Figure 9, the design goal is to generate a 5 mA current which is relatively constant to within 5V of the power supply rail. To accomplish this, it is important to establish as large of a voltage drop across R5, R8 as possible without saturating Q2, Q4. A voltage of approximately 300 mV provides a good compromise. This allows the current source reference being generated to be relatively repeatable in the absence of good Q1, Q2/Q3, Q4 matching. (Matched transistor pairs is recommended.) The ϕp and ϕr outputs are rated for a maximum output load current of 1 mA while 5 mA current sources are desired. The voltages developed across R4, 9 will consequently be approximately 258 mV, or 42 mV \leq R8, 5, due to the current density differences $\{0.026*1n (5 \text{ mA/1 mA})\}$ through the Q1, Q2/Q3, Q4 pairs. In order to calculate the value of R7 it is necessary to first estimate the forward base to emitter voltage drop (Vfn,p) of the transistors used, the V_{OL} drop of $\varphi p,$ and the V_{OH} drop of $\phi r \dot{s}$ under 1 mA loads. ($\phi p \dot{s}$ V_OL $\,<\,$ 0.1V and $\phi r \dot{s}$ V_{OH} < 0.1V.)

Knowing these parameters along with the desired current allow us to design a simple external charge pump. Separating the pump up and pump down circuits facilitates the nodal analysis and give the following equations.

$$\begin{split} R_4 &= \frac{V_{R5} - V_T \bullet ln\left(\frac{i_{source}}{i_p \max}\right)}{i_{source}} \\ R_9 &= \frac{V_{R8} - V_T \bullet ln\left(\frac{i_{sink}}{i_n \max}\right)}{i_{sink}} \\ R_5 &= \frac{V_{R5} \bullet (\beta_p + 1)}{i_p \max \bullet (\beta_p + 1) - i_{source}} \\ R_8 &= \frac{V_{R8} \bullet (\beta_n + 1)}{i_r \max \bullet (\beta_n + 1) i_{sink}} \\ R_6 &= \frac{(V_p - V_{VOL\varphi p}) - (V_{R5} + Vfp)}{i_p \max} \\ R_7 &= \frac{(V_p - V_{VOH\varphi r}) - (V_{R8} + Vfn)}{i_{max}} \end{split}$$

EXAMPLE

Typical Device Parameters $\beta_{n} = 100, \beta_{p} = 50$ Typical System Parameters $V_{P} = 5.0V;$ $V_{cntl} = 0.5V - 4.5V;$ $V_{\phi p} = 0.0V; V_{\phi r} = 5.0V$ $I_{SINK} = I_{SOURCE} = 5.0 \text{ mA};$ **Design Parameters** $V_{fn} = V_{fp} = 0.8V$ $I_{rmax} = I_{pmax} = 1 \text{ mA}$ $V_{R8} = V_{R5} = 0.3V$ $V_{OL\phi p} = V_{OH\phi r} = 100 \text{ mV}$ VC0 Loop Filter TL/W/11766-43 **FIGURE 9**

Therefore select


$$R_{4} = R_{9} = \frac{0.3V - 0.026 \bullet 1n(5.0 \text{ mA}/1.0 \text{ mA})}{5 \text{ mA}} = 51.6\Omega$$


$$R_{5} = \frac{0.3V \bullet (50 + 1)}{1.0 \text{ mA} \bullet (50 + 1) - 5.0 \text{ mA}} = 332\Omega$$

$$R_{8} = \frac{0.3V \bullet (100 - 1)}{1.0 \text{ mA} \bullet (100 + 1) - 5.0 \text{ mA}} = 315.6\Omega$$

$$R_{6} = R_{7} = \frac{(5V - 0.1V) - (0.3V + 0.8V)}{5 \text{ mA}} = 3.8 \text{ k}\Omega$$

1.0 mA





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications