

			$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Piı	n Descript	tion	NS Package Number MTC16
Pin No.	Pin Name	I/O	Description
1	FoLD	0	Multiplexed output of the Main/Aux programmable or reference dividers and Main/Aux lock detect. CMOS output. (See Programming Description 2.5)
2	OSC _{IN}	Ι	PLL reference input which drives both the Main and Aux R counter inputs. Has about 1.2V input threshold and can be driven from an external CMOS or TTL logic gate. Typically connected to a TCXO output. Can be used with an external resonator (See Programming Description 2.5.4).
3	OSC _{OUT}	0	Oscillator output. Used with an external resonator.
4	GND	_	Aux PLL ground.
5	fin _{AUX}	1	Aux prescaler input. Small signal input from the VCO.
6	V _{CCAUX}	_	Aux PLL power supply voltage input. Must be equal to $V_{CC_{MAIN}}$. May range from 2.7V to 3.6V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
7	CPo _{AUX}	0	Aux PLL Charge Pump output. Connected to a loop filter for driving the control input of an external VCO.
8	EN _{AUX}	I	Powers down the Aux PLL when LOW (N and R counters, prescaler, and tristates charge pump output). Bringing EN _{AUX} HIGH powers up the Aux PLL.
9	EN _{MAIN}	I	Powers down the Main PLL when LOW (N and R counters, prescaler, and tristates charge pump output). Bringing EN _{MAIN} HIGH powers up the Main PLL.
10	CPo _{MAIN}	0	Main PLL Charge Pump output. Connected to a loop filter for driving the control input of an external VCO.
11	V _{CCMAIN}	—	Main PLL power supply voltage input. Must be equal to $V_{CC_{AUX}}$. May range from 2.7V to 3.6V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
12	fin _{MAIN}	I	Main prescaler input. Small signal input from the VCO.
13	GND	_	Main PLL ground.
14	LE		Load enable high impedance CMOS input. Data stored in the shift registers is loaded into one of the 4 internal latches when LE goes HIGH (control bit dependent).
15	Data	Ι	High impedance CMOS input. Binary serial data input. Data entered MSB first. The last tw bits are the control bits.
16	Clock	I	High impedance CMOS Clock input. Data for the various counters is clocked in on the

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

			Value		
Parameter	Symbol	Min	Typical	Max	Unit
	V _{CCMAIN}	-0.3		6.5	V
Power Supply Voltage	V _{CCAUX}	-0.3		6.5	V
Voltage on any pin with GND=0V	VI	-0.3		V _{CC} + 0.3	V
Storage Temperature Range	Ts	-65		+150	°C
Lead Temp. (solder 4 sec)	TL			+260	°C
ESD-Human Body Model (Note 2)			2000		eV

Recommended Operating Conditions

			Value		
Parameter	Symbol	Min	Typical	Max	Unit
	V _{CCMAIN}	2.7		3.6	V
Power Supply Voltage	V _{CCAUX}	V _{CCMAIN}		V _{CCMAIN}	V
Operating Temperature	T _A	-40		+85	°C

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. Electrical Characteristics document specific minimum and/or maximum performance values at specified test conditions and are guaranteed. Typical values are for informational purposes only - based on design parameters or device characterization and are not guaranteed.

Note 2: This device is a high performance RF integrated circuit and is ESD sensitive. Handling and assembly of this device should only be done on ESD-free workstations.

Electrical Characteristics

 $(V_{CC_{MAIN}} = V_{CC_{AUX}} = 3.0V; T_A = 25^{\circ}C$ except as specified)

Symbol		Parameter	Conditions	Min	Тур	Max	Units
GENERAL			•	•			
I _{cc}	Power	2 GHz + 500 MHz	Crystal Mode (Note 3)		5.0		mA
	Supply	1.1 GHz + 500 MHz	Crystal Mode (Note 3)		4.0		mA
	Current	1.1 GHz + 1.1 GHz	Crystal Mode (Note 3)		5.0		mA
		2 GHz Only	Crystal Mode (Note 3)		3.5		mA
		1.1 GHz Only	Crystal Mode (Note 3)		2.5		mA
		500 MHz Only	Crystal Mode (Note 3)		1.5		mA
I _{CC-PWDN}	Power Down	Current	$EN_{MAIN} = LOW, EN_{AUX} = LOW$		1		μA
fin	fin Operating	Frequency	fin Main 2 GHz Option	200		2000	MH
			fin Main and Aux 1.1 GHz Option	100		1100	MH
			fin Aux 500 MHz Option	40		500	MH
OSCIN	Oscillator Ope	erating Frequency	Logic Mode (Note 3)	1		40	MH
			Crystal Mode (Note 3)	1		20	MH
V _{osc}	Oscillator Inpu	ut Sensitivity		0.5		V _{cc}	VPF
fø	Maximum Pha	ase Detector Frequency			10		MH
Pfin	Main and Aux	RF Input Sensitivity		-15		0	dBr
CHARGE PL	JMP						
ICP _{o-source}	RF Charge P	ump Output Current	VCPo = $V_{CC}/2$, High Gain Mode		-1600		μA
ICP _{o-sink}	(See Program	ming Description 2.4)	VCPo = $V_{CC}/2$, High Gain Mode		1600		μA
ICP _{o-source}			VCPo = $V_{CC}/2$, Low Gain Mode		-160		μA
ICP _{o-sink}			VCPo = $V_{CC}/2$, Low Gain Mode		160		μA
ICP _{o-Tri}	Charge Pump	TRI-STATE® Current	$0.5 \le \text{VCP}_{o} \le \text{V}_{CC}-0.5$		1		nA
DIGITAL INT	ERFACE (DATA	, CLK, LE, EN, FoLD)	·				
V _{IH}	High-Level In	put Voltage		0.8V _{CC}			V
V _{IL}	Low-Level Inp	out Voltage				$0.2V_{CC}$	V

Symbol	Parameter	Cond	litions	Min	Тур	Max	Units
DIGITAL INT	ERFACE (DATA, CLK, LE, EN, FoLD)						·
I _{IH}	High-Level Input Current	$V_{IH} = V_{CC} = 3.6V$	', (Note 4)	-1.0		1.0	μA
I _{IL}	Low-Level Input Current	$V_{IL} = 0V; V_{CC} = 3$	3.6V, (Note 4)	-1.0		1.0	μA
I _{IH}	OSC _{IN} Input Current	$V_{IH} = V_{CC} = 3.6V$	1			100	μA
I _{IL}	OSC _{IN} Input Current	$V_{IL} = 0V; V_{CC} = 3$	3.6V	-100			μA
Io	OSC _{OUT} Output Current Magnitude (sink/source) (Note 5)		Logic Mode $V_{CC} = 3.6V$ (Note 3)			200	μA
		$V_{OUT} = V_{CC}/2$	Crystal Mode $V_{CC} = 2.7V$ (Note 3)	300			μA
V _{OH}	High-Level Output Voltage	I _{OH} = -500 μA		$V_{CC}-0.4$			V
V _{OL}	Low-Level Output Voltage	I _{OL} = 500 μA				0.4	V
MICROWIRE	TIMING			_			
t _{cs}	Data to Clock Set Up Time	See Data Input T	ïming	50			ns
t _{CH}	Data to Clock Hold Time	See Data Input T	ïming	10			ns
t _{CWH}	Clock Pulse Width High	See Data Input T	ïming	50			ns
t _{CWL}	Clock Pulse Width Low	See Data Input T	ïming	50			ns
t _{ES}	Clock to Load Enable Set Up Time	See Data Input T	ïming	50			ns
t _{EW}	Load Enable Pulse Width	See Data Input T	iming	50			ns

Note 3: Refer to Programming Description 2.5.3.

Note 4: Except fin.

Note 5: The OSCout Output Current Magnitude is lass than or equal to 200µA when the Logic Mode is selected. The OSCout Output Current Magnitude is greater than or equal to 300µA when the Crystal Mode is selected.

Note 6: Other trequency = 1 kHz, fin = 900 MHz, ϕ = 25 kHz, N = 3600, f_{OSC} = 10 MHz, V_{OSC} > 1.2 V_{PP}. Refer to the Application Note, AN-1052, for description of phase noise floor measurement.

1.0 Functional Description

The basic phase-lock-loop (PLL) configuration consists of a high-stability crystal reference oscillator, a frequency synthesizer such as the National Semiconductor LMX1600/01/02, a voltage controlled oscillator (VCO), and a passive loop filter. The frequency synthesizer includes a phase detector, current mode charge pump, as well as programmable reference [R], and feedback [N] frequency dividers. The VCO frequency is established by dividing the crystal reference signal down via the R counter to obtain the comparison frequency. This reference signal, fr, is then presented to the input of a phase/frequency detector and compared with another signal, fp, the feedback signal, which was obtained by dividing the VCO frequency down using the N counter. The phase/ frequency detector's current source outputs pump charge into the loop filter, which then converts the charge into the VCO's control voltage. The phase/frequency comparator's function is to adjust the voltage presented to the VCO until the feedback signal's frequency (and phase) match that of the reference signal. When this "phase-locked" condition exists, the VCO's frequency will be N times that of the comparison frequency, where N is the divider ratio.

1.1 REFERENCE OSCILLATOR INPUTS

The reference oscillator frequency for the Main and Aux PLL's is provided by either an external reference through the $OSC_{\rm IN}$ pin with the OSC_{OUT} pin not connected or connected to a 30 pF capacitor to ground in Logic Mode, or an external crystal resonator across the $OSC_{\rm IN}$ and OSC_{OUT} pins in Crystal Mode (See Programming Description 2.5.3). The $OSC_{\rm IN}$ input can operate to 40 MHz in Logic Mode or to 20 MHz in Crystal Mode with an input sensitivity of 0.5 V_{PP}. The $OSC_{\rm IN}$ pin drives the Main and Aux R counters. The inputs have a ~ 1.2V input threshold and can be driven from an external CMOS or TTL logic gate. The $OSC_{\rm IN}$ pin is typically connected to the output of a Temperature Compensated Crystal Oscillator (TCXO).

1.2 REFERENCE DIVIDERS (R COUNTERS)

The Main and Aux R Counters are clocked through the oscillator block in common. The maximum frequency is 40 MHz in Logic Mode or 20 MHz in crystal Mode. Both R Counters are 12-bit CMOS counters with a divide range from 2 to 4,095. (See Programming Description 2.2)

1.3 FEEDBACK DIVIDERS (N COUNTERS)

The Main and Aux N Counters are clocked by the small signal fin Main and fin Aux input pins respectively. These inputs should be AC coupled through external capacitors. The Main N counter has an 16-bit equivalent integer divisor configured as a 5-bit A Counter and an 11-bit B Counter offering a continuous divide range from 992 to 65,535 (2 GHz option) or a 4-bit A Counter and a 12-bit B Counter offering a continuous divide range from 240 to 65,535 (1.1 GHz option). The Main N divider incorporates a 32/33 dual modulus prescaler capable of operation from 200 MHz to 2.0 GHz or a 16/17 dual modulus prescaler capable of operation from 100 MHz to 1.1 GHz.

The Aux N divider operates from 100 MHz to 1.1 GHz with a 16/17 prescaler or from 40 MHz to 500 MHz with a 8/9 prescaler. The Aux N counter is a 16-bit integer divider fully programmable from 240 to 65,535 over the frequency range of 100 MHz to 1.1 GHz or from 56 to 32,767 over the frequency range of 40 MHz to 550 MHz. The Aux N counter is config-

ured as a 4-bit A Counter and a 12-bit B Counter. These inputs should be AC coupled through external capacitors. (See Programming Description 2.3)

1.3.1 Prescalers

The RF input to the prescalers consists of the fin pins which are one of two complimentary inputs to a differential pair amplifier. The complimentary inputs are internally coupled to ground with a 10 pF capacitor and not brought out to a pin. The input buffer drives the A counter's ECL D-type flip flops in a dual modulus configuration. A 32/33 for 2.0 GHz option, 16/17 for 1.1 GHz option, or 8/9 for 500 MHz option prescale ratio is provided for the LMX1600/01/02. The prescaler clocks the subsequent CMOS flip-flop chain comprising the fully programmable A and B counters.

1.4 PHASE/FREQUENCY DETECTOR

The Main and Aux phase(/frequency) detectors are driven from their respective N and R counter outputs. The maximum frequency at the phase detector inputs is 10 MHz (unless limited by the minimum continuous divide ratio of the multi modulus prescalers). The phase detector outputs control the charge pumps. The polarity of the pump-up or pumpdown control is programmed using **Main_PD_Pol** or **Aux_PD_Pol** depending on whether Main or Aux VCO characteristics are positive or negative. (See Programming Description 2.4) The phase detector also receives a feedback signal from the charge pump in order to eliminate dead zone.

1.5 CHARGE PUMP

The phase detector's current source outputs pump charge into an external loop filter, which then converts the charge into the VCO's control voltage. The charge pumps steer the charge pump output, CPo, to V_{CC} (pump-up) or ground (pump-down). When locked, CPo is primarily in a TRI-STATE mode with small corrections. The charge pump output current magnitude can be selected as 160 µA or 1600 µA using bits **AUX_CP_GAIN** and **MAIN_CP_GAIN** as shown in Programming Description 2.4.

1.7 MICROWIRE SERIAL INTERFACE

The programmable functions are accessed through the MI-CROWIRE serial interface. The interface is made of 3 functions: clock, data, and latch enable (LE). Serial data for the various counters is clocked in from data on the rising edge of clock, into the 18-bit shift register. Data is entered MSB first. The last two bits decode the internal register address. On the rising edge of LE, data stored in the shift register is loaded into one of the 4 appropriate latches (selected by address bits). Data is loaded from the latch to the counter when counter reaches to zero. A complete programming description is included in the following sections.

1.8 FoLD MULTIFUNCTION OUTPUT

The LMX1600/01/02 programmable output pin (FoLD) can deliver the internal counter outputs, digital lock detects, or CMOS high/low levels.

1.8.1 Lock Detect

A digital filtered lock detect function is included with each phase detector through an internal digital filter to produce a logic level output available on the Fo/LD output pin, if selected. The lock detect output is high when the error between

1.0 Functional Description (Continued)

the phase detector inputs is less than 15 ns for 4 consecutive comparison cycles. The lock detect output is low when the error between the phase detector outputs is more than 30 ns for one comparison cycle. The lock detect output is always low when the PLL is in power down mode. For further description see Programming Description 2.5.


1.9 POWER CONTROL

Each PLL is individually power controlled by the device EN pin. The $\textbf{EN}_{\text{MAIN}}$ controls the Main PLL, and the \textbf{EN}_{AUX} controls the Aux PLL. Activation of EN = LOW (power down) condition results in the disabling of the respective N and R counters and de-biasing of their respective fin inputs (to a high impedance state). The reference oscillator input block powers down and the OSC_{IN} pin reverts to a high impedance state only when both **EN** pins are LOW. Power down forces the respective charge pump and phase comparator logic to a TRI-STATE condition as well as disabling the bandgap reference block. Power up occurs immediately when the EN pin is brought high. Power up sequence: Bandgap and Oscillator blocks come up first, with the remaining PLL functions becoming active approx. 1 µs later. All programming information is retained internally in the chip when in power down mode. The MICROWIRE control register remains active and capable of loading and latching in data during power down mode.

2.0 Programming Description

2.1 MICROWIRE INTERFACE

The descriptions below detail the 18-bit data register loaded through the MICROWIRE Interface. The 18-bit shift register is used to program the 12-bit Main and Aux R counter registers and the 16-bit Main and Aux N counter registers. The shift register consists of a 16-bit DATA field and a 2-bit control (CTL [1:0]) field as shown below. The control bits decode the internal register address. On the rising edge of LE, data stored in the shift register is loaded into one of the 4 appropriate latches (selected by address bits). Data is shifted in MSB first.



2.1.1 Register Location Truth Table

When LE transitions high, data is transferred from the 18-bit shift register into one of the 4 appropriate internal latches depending upon the state of the control (CTL) bits. The control bits decode the internal register address

CTL	[1:0]	DATA Location
0	0	AUX_R Register
0	1	AUX_N Register
1	0	MAIN_R Register
1	1	MAIN_N Register

2.1.2 Register Content Truth Table

	First	t Bit					SHIFT	REG	ISTE	R BIT	LOCA						Las	t Bit			
	17	⁷ 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2										1	0								
AUX_R		Fo	LD						Α	UX_R	_CNT	R					0	0			
AUX_N					A	UX_B	_CNT	R					A	UX_A		R	0	1			
MAIN_R		CP_V	VORD						M	AIN_F	CN	ſR					1	0			
MAIN_N					N	IAIN_	B_CN	TR ar	nd MA	IN_A	MAIN_B_CNTR and MAIN_A_CNTR										

2.2 PROGRAMMABLE REFERENCE DIVIDERS

2.2.1 AUX_R Register

If the Control Bits (CTL [1:0]) are 0 0 when LE transitions high, data is transferred from the 18-bit shift register into a latch which sets the Aux PLL 12-bit R counter divide ratio. The divide ratio is programmed using the bits **AUX_R_CNTR** as shown in table 2.2.3. The divider ratio must be \geq 2. The FoLD word bits controls the multifunction FoLD output as described in section in 2.5.

	Firs	t Bit			SHIFT REGISTER BIT LOCATION										Last Bit			
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AUX_R		FoLD	D[3:0]						AUX	_R_C	NTR[11:0]					0	0

2.2.2 MAIN_R REGISTER

If the Control Bits (CTL [1:0]) are 1 0 when LE transitions high, data is transferred from the 18-bit shift register into a latch which sets the Main PLL 12-bit R counter divide ratio and various control functions. The divide ratio is programmed using the bits **MAIN_R_CNTR** as shown in table 2.2.3. The divider ratio must be ≥ 2 . The charge pump control word (CP_WORD[3:0]) sets the charge pump gain and the phase detector polarity as detailed in 2.4.

	First Bit SHIFT REGISTER BIT LOCATION								Last Bit						
	17	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2										1	0		
MAIN_R	CI	IO <thio< th=""> IO IO IO<!--</th--><th>1</th><th>0</th></thio<>												1	0

2.2.3 12-Bit Programmable Main and Auxiliary Reference Divider Ratio (MAIN/AUX R Counter)

	MAIN_R_CNTR/AUX_R_CNTR											
Divide Ratio	11	10	9	8	7	6	5	4	3	2	1	0
2	0	0	0	0	0	0	0	0	0	0	1	0
3	0	0	0	0	0	0	0	0	0	0	1	1
•	•	•	•	•	•	•	•	•	•	•	•	•
4,095	1	1	1	1	1	1	1	1	1	1	1	1

Note 7: Legal divide ratio: 2 to 4,095.

2.3 PROGRAMMABLE FEEDBACK (N) DIVIDERS

2.3.1 AUX_N Register

If the Control Bits (CTL[1:0]) are 0 1 when LE transitions high, data is transferred from the 18-bit shift register into the AUX_N register latch which sets the Aux PLL 16-bit programmable N counter value. The AUX_N counter is a 16-bit counter which is fully programmable from 240 to 65,535 for 1.1 GHz option or from 56 to 32,767 for 500 MHz option. The AUX_N register consists of the 4-bit swallow counter (AUX_A_CNTR), the 12-bit programmable counter (AUX_B_CNTR). Serial data format is shown below. The divide ratio (AUX_N_CNTR [13:0]) must be \geq 240 (1.1 GHz option) or \geq 56 (500 MHz option) for a continuous divide range. The Aux PLL N divide ratio is programmed using the bits AUX_A_CNTR, AUX_B_CNTR as shown in tables 2.3.2.

	First	t Bit				SHIFT REGISTER BIT LOCATION								N					
	17	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2										2	1	0					
AUX_N		AUX_B_CNTR[11:0] AUX_A_CNTR[3:0]												0	1				

2.3.2 4-BIT Swallow Counter Divide Ratio (Aux A COUNTER)

1.1 GHz option

Swallow Count	A	UX_A	_CNT	R
(A)	3	2	1	0
0	0	0	0	0
1	0	0	0	1
•	•	•	•	•
15	1	1	1	1

Swallow Count	A	AUX_A_CNTR							
(A)	3	2	1	0					
0	Х	0	0	0					
1	Х	0	0	1					
• • • • •									
7 X 1 1 1									
Note 9: Swallow Counter Value: 0 to 7									

Note 8: Swallow Counter Value: 0 to 15

	X = Dor	't Care	condition	

500 MHz option

2.3.3 12-BIT Programmable Counter Divide Ratio (Aux B COUNTER)

	AUX_B_CNTR											
Divide Ratio	11	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•
4,095	1	1	1	1	1	1	1	1	1	1	1	1

Note 10: Divide ratio: 3 to 4,095 (Divide ratios less than 3 are prohibited)

 $AUX_B_CNTR \ge AUX_A_CNTR.$

See section 2.3.7 for calculation of VCO output frequency.

2.3.4 MAIN_N Register

If the Control Bits (CTL[1:0]) are 1 1 when LE transitions high, data is transferred from the 18-bit shift register into the MAIN_N register latch which sets 16-bit programmable N divider value. The Main N divider is a 16-bit counter which is fully programmable from 992 to 65,535 for 2 GHz option and from 240 to 65,535 for 1.1 GHz option. The MAIN_N register consists of the 5-bit (2 GHz option) or 4-bit (1.1 GHz option) swallow counter (MAIN_A_CNTR) and the 11-bit (2 GHz option) or 12-bit (1.1 GHz option) programmable counter (MAIN_B_CNTR). Serial data format for the MAIN_N register latch shown below. The divide ratio must be \geq 992 (2 GHz option) or 240 (1.1 GHz option) for a continuous divide range. The divide ratio is programmed using the bits MAIN_A_CNTR and MAIN_B_CNTR as shown in tables 2.3.5 and 2.3.6 The pulse swallow function which determines the divide ratio is described in Section 2.3.7.

2 GHz option

	First	First Bit SHIFT REGISTER BIT LOCATION									Las	t Bit					
	17	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2									1	0					
MAIN_N		AUX_B_CNTR[10:0]									A	UX_A		FR[4:0)]	1	1

1.1 GHz option

	First	First Bit SHIFT REGISTER BIT LOCATION							BIT LOCATION					Las	Last Bit	
	17 16 15 14 13 12 11 10 9 8 7 6							5	4	3	2	1	0			
MAIN_N		AUX_B_CNTR[11:0]									AUX	(_A_C	NTR	3:0]	1	1

2.3.5 Swallow Counter Divide Ratio (Main A COUNTER)

2 GHz option (5 bit)

Swallow Count	MAIN_A_CNTR								
(A)	4	3	2	1	0				
0	0	0	0	0	0				
1	0	0	0	0	1				
•	•	•	•	•	•				
31	1	1	1	1	1				

1.1 GHz option (4 bit)

Swallow Count	MAIN_A_CNTR								
(A)	3	2	1	0					
0	0	0	0	0					
1	0	0	0	1					
•	•	•	•	•					
15 1 1 1 1									
Note 12: Swallow Counter Value: 0 to 15									

Note 11: Swallow Counter Value: 0 to 31

2.3.6 Programmable Counter Divide Ratio (Main B COUNTER)

2 GHz option (11 bit)

	MAIN_B_CNTR										
Divide Ratio	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•
2,047	1	1	1	1	1	1	1	1	1	1	1

Note 13: Divide ratio: 3 to 2,047 (Divide ratios less than 3 are prohibited)

 $MAIN_B_CNTR \ge MAIN_A_CNTR.$

See section 2.3.7 for calculation of VCO output frequency.



1.1 GHz option (12 bit)

	MAIN_B_CNTR											
Divide Ratio	11	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	٠	•	•	•	•
4,095	1	1	1	1	1	1	1	1	1	1	1	1

Note 14: Divide ratio: 3 to 4,095 (Divide ratios less than 3 are prohibited)

 $\mathsf{MAIN}_\mathsf{B}_\mathsf{CNTR} \geq \mathsf{MAIN}_\mathsf{A}_\mathsf{CNTR}.$

See section 2.3.7 for calculation of VCO output frequency.

2.3.7 Pulse Swallow Function

The N divider counts such that it divides the VCO RF frequency by (P+1) for A times, and then divides by P for (B – A) times. The B value (B_CNTR) must be \geq 3. The continuous divider range for the Main PLL N divider is from 992 to 65,535 for 2 GHz option, from 240 to 65,535 for 1.1 GHz option, and from 56 to 32,767 for 500 MHz option. Divider ratios less than the minimum value are achievable as long as the binary counter value is greater than or equal to the swallow counter value (B_CNTR \geq A_CNTR).

 $f_{VCO} = N x (f_{OSC} / R)$

 $\mathsf{N} = (\mathsf{P} \times \mathsf{B}) + \mathsf{A}$

 f_{VCO} : Output frequency of external voltage controlled oscillator (VCO)

- f_{OSC} : Output frequency of the external reference frequency oscillator (input to OSC_{IN}).
- R: Preset divide ratio of binary programmable reference counter (R_CNTR)
- N: Preset divide ratio of main programmable integer N counter (N_CNTR)
- B: Preset divide ratio of binary programmable B counter (B_CNTR)
- A: Preset value of binary 4-bit swallow A counter (A _CNTR)
- P: Preset modulus of dual modulus prescaler (P = 32 for 2 GHz option, P=16 for 1.1 GHz option, and P=8 for 500 MHz option)


2.4 CHARGE PUMP CONTROL WORD (CP_WORD)

MSB			LSB
AUX_CP_GAIN	MAIN_CP_GAIN	AUX_PD_POL	MAIN_PD_POL

BIT	LOCATION	FUNCTION	0	1
AUX_CP_GAIN	MAIN_R[17]	Aux Charge Pump Current Gain	LOW	HIGH
MAIN_CP_GAIN	MAIN_R[16]	Main Charge Pump Current Gain	LOW	HIGH
AUX_PD_POL	MAIN_R[15]	Aux Phase Detector Polarity	Negative	Positive
MAIN_PD_POL	MAIN_R[14]	Main Phase Detector Polarity	Negative	Positive


AUX_CP_GAIN (MAIN_R[17]) and MAIN_CP_GAIN (MAIN_R[16]) are used to select charge pump current magnitude either low gain mode (160 µA typ) or high gain mode (1600 µA typ)

AUX_PD_POL (MAIN_R[15]) and MAIN_PD_POL (MAIN_R[14]) are respectively set to one when Aux or Main VCO characteristics are positive as in (1) below. When VCO frequency decreases with increasing control voltage (2) PD_POL should set to zero.



2.5.1 Lock Detect Digital Filter

The Lock Detect Digital Filter compares the difference between the phase of the inputs of the phase detector to a RC generated delay of approximately 15 ns. To enter the locked state (Lock = HIGH) the phase error must be less than the 15 ns RC delay for 4 consecutive reference cycles. Once in lock (Lock = HIGH), the RC delay is changed to approximately 30 ns. To exit the locked state (Lock = LOW), the phase error must become greater than the 30 ns RC delay. When the PLL is in the powerdown mode, Lock is forced LOW. A flow chart of the digital filter is shown below.



2.5.3 OSC Mode Programming


The OSC_{out} pin can be optimized for operating with an external crystal resonator or an external reference frequency source (i.e. TCXO). If the application uses an external reference frequency source, the current dissipation of the LMX1600/01/02 can be reduced with the Logic Mode (0.5 mA typ.). Crystal Mode should be used when an external crystal resonator is used. Logic Mode is used when an external reference frequency source is used. In Logic Mode, OSC_{OUT} should be connected to a 30 pF capacitor to ground for optimum performance.

When the FoLD output state is selected to CMOS high/low levels, the OSC Mode is forced to Crystal Mode.


	FoLD									
3	2	0								
AUX_R[17]	AUX_R[16]	AUX_R[15]	AUX_R[14]							
0	0	0	0	Crystal Mode						
0	0	0	1	Crystal Mode						
	All Other States	0	Logic Mode							
		1	Crystal Mode							

2.5.4 Typical Crystal Oscillator Circuit

A typical implementation of a 10 MHz crystal oscillator with the OSC_{OUT} pin in Crystal Mode is shown below.



2.6 SERIAL DATA INPUT TIMING



Note 17: Data shifted into register on clock rising edge.

Data is shifted in MSB first.

TEST CONDITIONS: The Serial Data Input Timing is tested using a symmetrical waveform around $V_{CC}/2$. The test waveform has an edge rate of 0.6 V/ns with amplitudes of 2.2V @ V_{CC} = 2.7V.

