National Semiconductor

LMC6022 Low Power CMOS Dual Operational Amplifier

General Description

The LMC6022 is a CMOS dual operational amplifier which can operate from either a single supply or dual supplies. Its performance features include an input common-mode range that reaches V⁻, low input bias current, and voltage gain (into 100k and 5 k Ω loads) that is equal to or better than widely accepted bipolar equivalents, while the power supply requirement is less than 0.5 mW.

This chip is built with National's advanced Double-Poly Silicon-Gate CMOS process.

See the LMC6024 datasheet for a CMOS quad operational amplifier with these same features.

Features


- Specified for 100 kΩ and 5 kΩ loads
- High voltage gain: 120 dB
- Low offset voltage drift: 2.5 µV/°C

- Ultra low input bias current: 40 fA
- Input common-mode range includes V⁻
- Operating range from +5V to +15V supply
- Low distortion: 0.01% at 1 kHz
- Slew rate: 0.11 V/µs
- Micropower operation: 0.5 mW

Applications

- High-impedance buffer or preamplifier
- Current-to-voltage converter
- Long-term integrator
- Sample-and-hold circuit
- Peak detector
- Medical instrumentation
- Industrial controls





Ordering Information

$\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$	Package	NSC Drawing	Transport Media
LMC6022IN	8-Pin	N08E	Rail
	Molded DIP		
LMC6022IM	8-Pin	M08A	Rail
	Small Outline		Tape and Reel

November 1994

Absolute Maximum Ratings (Note 1)

•

Differential Input Voltage Supply Voltage (V⁺ – V⁻)	±Supply Voltage 16V	Output SI Output SI
Lead Temperature		Opera
(Soldering, 10 sec.)	260°C	Opere
Storage Temperature Range	–65°C to +150°C	Temperat
Junction Temperature	150°C	Supply V
ESD Tolerance (Note 4)	1000V	Power Di
Voltage at Output/Input Pin	(V ⁺) +0.3V, (V ⁻) -0.3V	Thermal
Current at Output Pin	±18 mA	8-Pin D
Current at Power Supply Pin	35 mA	8-Pin S
Power Dissipation	(Note 3)	

±5 mA Current at Input Pin Short Circuit to V-(Note 2) Short Circuit to V⁺ (Note 12)

rating Ratings

Temperature Range	$-40^{\circ}C \le T_{J} \le +85^{\circ}C$
Supply Voltage Range	4.75V to 15.5V
Power Dissipation	(Note 10)
Thermal Resistance (θ_{JA}), (Note 11)	
8-Pin DIP	101°C/W
8-Pin SO	165°C/W

DC Electrical Characteristics The following specifications apply for V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V_O = 2.5V, and R_L = 1M unless otherwise noted. **Bold-face** limits apply at the temperature extremes; all other limits T_J = 25°C.

				LMC6022I	
Symbol	Parameter	Conditions	Typical (Note 5)	Limit	Units
			(Note 3)	(Note 6)	
V _{os}	Input Offset Voltage		1	9	mV
				11	max
$\Delta V_{OS} / \Delta T$	Input Offset Voltage		2.5		µV/°C
	Average Drift				
I _B	Input Bias Current		0.04		pА
				200	max
l _{os}	Input Offset Current		0.01		pА
				100	max
R _{IN}	Input Resistance		>1		TeraΩ
CMRR	Common Mode	$0V \le V_{CM} \le 12V$	83	63	dB
	Rejection Ratio	V ⁺ = 15V		61	min
+PSRR	Positive Power Supply	$5V \le V^+ \le 15V$	83	63	dB
	Rejection Ratio			61	min
-PSRR	Negative Power Supply	$0V \le V^- \le -10V$	94	74	dB
	Rejection Ratio			73	min
V _{CM}	Input Common-Mode	V ⁺ = 5V & 15V	-0.4	-0.1	V
	Voltage Range	For CMRR ≥ 50 dB		0	max
			V ⁺ – 1.9	V+ - 2.3	V
				V+ – 2.5	min
A _V	Large Signal	$R_{L} = 100 \text{ k}\Omega \text{ (Note 7)}$	1000	200	V/mV
	Voltage Gain	Sourcing		100	min
		Sinking	500	90	V/mV
				40	min
		$R_{L} = 5 k\Omega$ (Note 7)	1000	100	V/mV
		Sourcing		75	min
		Sinking	250	50	V/mV
				20	min

V min V max V min V max V max
V max V min V max V
max V min V max V
V min V max V
min V max V
V max V
max V
V
-
min
V
max
V
min
V
max
mA
min
μA
max
_

AC Electrical Characteristics

•

The following specifications apply for V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V_O = 2.5V, and R_L = 1M unless other otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits $T_J = 25^{\circ}C$.

Symbol	Parameter	Conditions	Typical (Note 5)	LMC6022I Limit (Note 6)	Units
SR	Slew Rate	(Note 8)	0.11	0.05	V/µs
				0.03	min
GBW	Gain-Bandwidth Product		0.35		MHz
ф _М	Phase Margin		50		Deg
G _M	Gain Margin		17		dB
	Amp-to-Amp Isolation	(Note 9)	130		dB
e _n	Input-Referred Voltage Noise	F = 1 kHz	42		nV/√Hz
i _n	Input-Referred Current Noise	F = 1 kHz	0.0002		pA/√Hz

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to component may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability. Note 3: The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{IA}$.

Note 4: Human body model, 100 pF discharged through a 1.5 $k\Omega$ resistor.

Note 5: Typical values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or correlation.

Note 7: V⁺ = 15V, V_{CM} = 7.5V, and R_L connected to 7.5V. For Sourcing tests, 7.5V \leq V₀ \leq 11.5V. For Sinking tests, 2.5V \leq V₀ \leq 7.5V.


Note 8: V⁺ = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.

Note 9: Input referred. V⁺ = 15V and R_L = 100 k Ω connected to 7.5V. Each amp excited in turn with 1 kHz to produce V_O = 13 V_{PP}.


Note 10: For operating at elevated temperatures the device must be derated based on the thermal resistance θ_{JA} with $P_D = (T_J - T_A)/\theta_{JA}$.

Note 11: All numbers apply for packages soldered directly into a PC board.


Note 12: Do not connect output to V⁺ when V⁺ is greater than 13V or reliability may be adversely affected.



www.national.com



6



tional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow rail-to-rail output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via C_f and C_{ff}) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward.

DS011236-6

FIGURE 1. LMC6022 Circuit Topology (Each Amplifier)

The large signal voltage gain while sourcing is comparable

to traditional bipolar op amps for load resistance of at least 5

 $k\Omega.$ The gain while sinking is higher than most CMOS op amps, due to the additional gain stage; however, when driv-

Application Hints (Continued)

ing load resistance of 5 k Ω or less, the gain will be reduced as indicated in the Electrical Characteristics. The op amp can drive load resistance as low as 500 Ω without instability.

COMPENSATING INPUT CAPACITANCE

Refer to the LMC660 or LMC662 datasheets to determine whether or not a feedback capacitor will be necessary for compensation and what the value of that capacitor would be.

CAPACITIVE LOAD TOLERANCE

Like many other op amps, the LMC6022 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See the Typical Performance Characteristics.

The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable at low gains. The addition of a small resistor (50Ω to 100Ω) in series with the op amp's output, and a capacitor (5 FF to 10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus, larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation.




FIGURE 2. Rx, Cx Improve Capacitive Load Tolerance

Capacitive load driving capability is enhanced by using a pull up resistor to V⁺ (*Figure 3*). Typically a pull up resistor conducting 50 μ A or more will significantly improve capacitive load responses. The value of the pull up resistor must be de-

termined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).






FIGURE 3. Compensating for Large Capacitive Loads with a Pull Up Resistor

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6022, typically less than 0.04 pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6022's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs. See Figure 4. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMC6022's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier's performance. See Figure 5a, Figure 5b, Figure 5c for typical connections of guard rings for standard op-amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 5d.









FIGURE 7. Simple Input Bias Current Test Circuit

BIAS CURRENT TESTING

The test method of *Figure 7* is appropriate for bench-testing bias current with reasonable accuracy. To understand its operation, first close switch S2 momentarily. When S2 is opened, then

$$I^{-} = \frac{dV_{OUT}}{dt} \times C2.$$




Similarly, if S1 is shorted momentarily (while leaving S2 shorted)

$$I^+ = \frac{dV_{OUT}}{dt} \times (C1 + C_x)$$


where C_x is the stray capacitance at the + input.

Typical Single-Supply Applications (V+ = 5.0 V_{DC})





DS011236-15

Note: A 5V bias on the photodiode can cut its capacitance by a factor of 2 or 3, leading to improved response and lower noise. However, this bias on the photodiode will cause photodiode leakage (also known as its dark current).





(Upper limit of output range dictated by input common-mode range; lower limit dictated by minimum current requirement of LM385.)






12







LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor	National Semiconductor	National Semiconductor	National Semiconducto
Corporation	Europe	Asia Pacific Customer	Japan Ltd.
Americas	Fax: +49 (0) 1 80-530 85 86	Response Group	Tel: 81-3-5639-7560
Tel: 1-800-272-9959	Email: europe.support@nsc.com	Tel: 65-2544466	Fax: 81-3-5639-7507
Fax: 1-800-737-7018	Deutsch Tel: +49 (0) 1 80-530 85 85	Fax: 65-2504466	
Email: support@nsc.com	English Tel: +49 (0) 1 80-532 78 32	Email: sea.support@nsc.com	
	Français Tel: +49 (0) 1 80-532 93 58		
ww.national.com	Italiano Tel: +49 (0) 1 80-534 16 80		

National does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.