**National** Semiconductor

July 1997

# DS90CF561/DS90CF562 LVDS 18-Bit Color Flat Panel Display (FPD) Link

### **General Description**

The DS90CF561 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. The DS90CF562 receiver converts the LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 40 MHz, 18 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FP-FRAME, DRDY) are transmitted at a rate of 280 Mbps per LVDS data channel. Using a 40 MHz clock, the data throughput is 105 Megabytes per second. These devices are offered with falling edge data strobes for convenient interface with a variety of graphics and LCD panel controllers.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

### **Features**

- Up to 105 Megabyte/sec bandwidth
- Narrow bus reduces cable size and cost
- 290 mV swing LVDS devices for low EMI
- Low power CMOS design
- Power down mode
- PLL requires no external components
- Low profile 48-lead TSSOP package
- Falling edge data strobe
- Compatible with TIA/EIA-644 LVDS standard

TTL

FPSHIFT OUT (RxCLK OUT)

### **Block Diagrams** DS90CF561 DS90CF562 TTL PARALLEL-TO-LVDS CMOS/TTL CMOS/TTL OUTPUTS INPUTS DATA (LVDS) DATA (LVDS) Ĕ (140 To 280 Mbit/s On Each LVDS BLU : (140 To 280 Mbit/s FPLINE (HSYNC) On Each LVDS EPLINE (HSYNC) Channel) Channel) FPFRAME (VSYNC) FPFRAME (VSYNC) DRDY (DATA ENABLE) DRDY (DATA ENABLE) CLOCK (LVDS) (20 To 40 MHz) CLOCK (LVDS) FPSHIFT IN EPSHIET OUT (20 To 40 MHz) POWER DOWN POWER DOWN DS012485-26 Order Number DS90CF561MTD Order Number DS90CF562MTD See NS Package Number MTD48 See NS Package Number MTD48 Application DATA (LVDS) HOST GRAPHICS LCD PANEL CMOS/ CMOS/ CONTROLLER CONTROLLER

CLOCK (LVDS)

© 1997 National Semiconductor Corporation DS012485

FPSHIFT IN (TxCLK IN)

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

www.national.com

DS012485-2



# **Connection Diagrams** DS90CF561 DS90CF562 48 V<sub>CC</sub> 47 RXOUT16 46 RXOUT15 45 RXOUT14 44 GND 42 V<sub>CC</sub> 41 RXOUT13 39 RXOUT13 39 RXOUT10 38 GND 37 RXOUT9 36 V<sub>CC</sub> 35 RXOUT8 31 RXOUT6 32 GND 33 RXOUT6 32 GND 30 RXOUT5 30 RXOUT5 30 RXOUT5 30 RXOUT6 32 RXOUT6 32 RXOUT6 32 RXOUT7 29 RXOUT3 28 RXOUT7 $\begin{array}{c} TxIN4 & \underline{1} \\ V_{CC} & \underline{2} \\ TxIN5 & \underline{3} \end{array}$ $\begin{array}{c} RxOUT17 - \frac{1}{2} \\ RxOUT18 - \frac{7}{2} \end{array}$ GND 3 RxOUT19 4 TxIN6 -GND RxOUT20 6 7 N/C -LVDS GND -TxIN7 -TxIN8 -VCC 8 TxIN19 10 TxIN10 10 TxIN11 12 TxIN11 2 TxIN13 15 TxIN14 17 GND 17 TxIN15 18 TxIN15 18 TxIN16 20 TxIN17 C2 TxIN18 23 TxIN18 23 TxIN19 23 TxIN19 23 GND 24 TTL PARALLEL-TO-LVDS RxINO- -PARALLEL RxINO+ -10 RxIN1- -RxIN1+ 11 RXIN1+ 12 LVDS V<sub>CC</sub> 13 LVDS GND 14 RXIN2+ 15 RXCLK IN- 16 LVDS-T0-TTL RXCLK IN-RXCLK IN+ LVDS GND 19 PLL GND 20 PLL GND 21 PWR DWN 22 RXCLK OUT 23 RXOUTO 24 PLL PLL 25 TxIN20 25 GND

### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Short Circuit Duration continuous

Junction Temperature +150°C

Storage Temperature Range -65°C to +150°C

Lead Temperature

(Soldering, 4 sec.) +260°C

Maximum Power Dissipation @ +25°C MTD48 (TSSOP) Package:

DS90CF561 1.98W DS90CF562 1.89W

Package Derating:

# Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.5	5.0	5.5	V
Operating Free Air				
Temperature (T <sub>A</sub> )	-10	+25	+70	°C
Receiver Input Range	0		2.4	٧
Supply Noise Voltage (V <sub>CC</sub> )			100	$mV_{P-P}$

### **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Parameter Conditions		Min	Тур	Max	Units
CMOS/T	TL DC SPECIFICATIONS			•	•		•
V <sub>IH</sub>	High Level Input Voltage		2.0		V <sub>CC</sub>	V	
V <sub>IL</sub>	Low Level Input Voltage		GND		0.8	٧	
V <sub>OH</sub>	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$		3.8	4.9		V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 2 mA			0.1	0.3	٧
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = -18 mA			-0.79	-1.5	٧
I <sub>IN</sub>	Input Current	$V_{IN} = V_{CC}$ , GND, 2.5V or	0.4V		±5.1	±10	μΑ
los	Output Short Circuit Current	V <sub>OUT</sub> = 0V				-120	mA
LVDS DF	RIVER DC SPECIFICATIONS	•		•			
V <sub>OD</sub>	Differential Output Voltage	$R_L = 100\Omega$		250	290	450	mV
$\Delta V_{OD}$	Change in V <sub>OD</sub> between					35	mV
	Complimentary Output States						
V <sub>CM</sub>	Common Mode Voltage			1.1	1.25	1.375	٧
$\Delta V_{CM}$	Change in V <sub>CM</sub> between					35	mV
	Complimentary Output States						
V <sub>OH</sub>	High Level Output Voltage				1.3	1.6	٧
V <sub>OL</sub>	Low Level Output Voltage			0.9	1.01		٧
los	Output Short Circuit Current	$V_{OUT} = 0V$ , $R_L = 100\Omega$			-2.9	-5	mA
l <sub>oz</sub>	Output TRI-STATE® Current	Power Down = 0V, V <sub>OUT</sub>	= 0V or V <sub>CC</sub>		±1	±10	μΑ
LVDS RE	CEIVER DC SPECIFICATIONS						
V <sub>TH</sub>	Differential Input High Threshold	$V_{CM} = +1.2V$				+100	mV
V <sub>TL</sub>	Differential Input Low Threshold			-100			mV
I <sub>IN</sub>	Input Current	$V_{IN} = +2.4V$	V <sub>CC</sub> = 5.5V			±10	μΑ
		V <sub>IN</sub> = 0V				±10	μΑ
TRANSM	ITTER SUPPLY CURRENT	•	•				
I <sub>CCTW</sub>	Transmitter Supply Current, Worst Case	$R_L = 100\Omega$ , $C_L = 5$ pF, Worst Case Pattern	f = 32.5 MHz		34	51	mA
		(Figure 1, Figure 3)	f = 37.5 MHz		36	53	mA
I <sub>CCTG</sub>	Transmitter Supply Current, 16 Grayscale	$R_L = 100\Omega$ , $C_L = 5$ pF, Grayscale Pattern	f = 32.5 MHz		27	47	mA
	(Figure 2, Figure 3) f = 37.5 MHz				28	48	mA



### **Electrical Characteristics** (Continued)

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Condition	Conditions			Max	Units
TRANSM	IITTER SUPPLY CURRENT	•		•			
I <sub>CCTZ</sub>	Transmitter Supply Current, Power Down	Power Down = Low	Power Down = Low			25	μА
RECEIVE	R SUPPLY CURRENT						
I <sub>CCRW</sub>	Receiver Supply Current, Worst Case	C <sub>L</sub> = 8 pF, Worst Case Pattern	f = 32.5 MHz		55	75	mA
		(Figure 1, Figure 4)	f = 37.5 MHz		60	80	mA
I <sub>CCRG</sub>	Receiver Supply Current, 16 Grayscale	C <sub>L</sub> = 8 pF, 16 Grayscale Pattern	f = 32.5 MHz		35	55	mA
		(Figure 2, Figure 4)	f = 37.5 MHz		37	58	mA
I <sub>CCRZ</sub>	Receiver Supply Current, Power Down	Power Down = Low			1	10	μА

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for  $V_{CC}$  = 5.0V and  $T_A$  = +25°C.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except  $V_{OD}$  and  $\Delta V_{OD}$ ).

Note 4: ESD Rating:

HBM (1.5 k $\Omega$ , 100 pF)

PLL V <sub>CC</sub> ≥ 1000V

All other pins ≥ 2000V

EIAJ (0 $\Omega$ , 200 pF)  $\geq$  150V

**Transmitter Switching Characteristics**Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units	
LLHT	LVDS Low-to-High Transition Time (Figure 3)			0.75	1.5	ns
LHLT	LVDS High-to-Low Transition Time (Figure 3)			0.75	1.5	ns
TCIT	TxCLK IN Transition Time (Figure 5)				8	ns
TCCS	TxOUT Channel-to-Channel Skew (Note 5) (Figure 6)				350	ps
TPPos0	Transmitter Output Pulse Position for Bit 0 (Figure 17)	f = 20 MHz	-200	150	350	ps
TPPos1	Transmitter Output Pulse Position for Bit 1		6.3	7.2	7.5	ns
TPPos2	Transmitter Output Pulse Position for Bit 2		12.8	13.6	14.6	ns
TPPos3	Transmitter Output Pulse Position for Bit 3		20	20.8	21.5	ns
TPPos4	Transmitter Output Pulse Position for Bit 4		27.2	28	28.5	ns
TPPos5	Transmitter Output Pulse Position for Bit 5	34.5	35.2	35.6	ns	
TPPos6	Transmitter Output Pulse Position for Bit 6	42.2	42.6	42.9	ns	
TPPos0	Transmitter Output Pulse Position for Bit 0 (Figure 16)	f = 40 MHz	-100	100	300	ps
TPPos1	Transmitter Output Pulse Position for Bit 1		2.9	3.3	3.9	ns
TPPos2	Transmitter Output Pulse Position for Bit 2		6.1	6.6	7.1	ns
TPPos3	Transmitter Output Pulse Position for Bit 3		9.7	10.2	10.7	ns
TPPos4	Transmitter Output Pulse Position for Bit 4		13	13.5	14.1	ns
TPPos5	Transmitter Output Pulse Position for Bit 5		17	17.4	17.8	ns
TPPos6	Transmitter Output Pulse Position for Bit 6		20.3	20.8	21.4	ns
TCIP	TxCLK IN Period (Figure 7)	•	25	Т	50	ns
TCIH	TxCLK IN High Time (Figure 7)		0.35T	0.5T	0.65T	ns
TCIL	TxCLK IN Low Time (Figure 7)		0.35T	0.5T	0.65T	ns
TSTC	TxIN Setup to TxCLK IN (Figure 7)	f = 20 MHz	14			ns
		f = 40 MHz	8			ns
THTC	TxIN Hold to TxCLK IN (Figure 7)		2.5	2		ns

## **Transmitter Switching Characteristics** (Continued)

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units
TCCD	TxCLK IN to TxCLK OUT Delay @ 25°C,	5		9.7	ns
	V <sub>CC</sub> = 5.0V (Figure 9)				
TPLLS	Transmitter Phase Lock Loop Set (Figure 11)			10	ms
TPDD	Transmitter Powerdown Delay (Figure 15)			100	ns

Note 5: This limit based on bench characterization.

## **Receiver Switching Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units	
CLHT	CMOS/TTL Low-to-High Transition Time (Figure 4)			3.5	6.5	ns
CHLT	CMOS/TTL High-to-Low Transition Time (Figure 4)			2.7	6.5	ns
RCOP	RxCLK OUT Period (Figure 8)	25	Т	50	ns	
RSKM	Receiver Skew Margin (Note 6) . V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C (Figure 18)	1.1			ns	
		f = 40 MHz	700			ps
RCOH	RxCLK OUT High Time (Figure 8)	f = 20 MHz	21.5			ns
		f = 40 MHz	10.5			ns
RCOL	RxCLK OUT Low Time (Figure 8)	f = 20 MHz	19			ns
		f = 40 MHz	6			ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 8)	f = 20 MHz	14			ns
		f = 40 MHz	4.5			ns
RHRC	RxOUT Hold to RxCLK OUT (Figure 8)	f = 20 MHz	16			ns
		f = 40 MHz	6.5			ns
RCCD	RxCLK IN to RxCLK OUT Delay @ 25°C,		7.6		11.9	ns
	V <sub>CC</sub> = 5.0V ( <i>Figure 10</i> )					
RPLLS	Receiver Phase Lock Loop Set (Figure 12)	·			10	ms
RPDD	Receiver Powerdown Delay (Figure 16)				1	μs

Note 6: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account for transmitter output skew(TCCS) and the setup and hold time (internal data sampling window), allowing LVDS cable skew dependent on type/length and source clock(TxCLK IN) jitter.
RSKM ≥ cable skew (type, length) + source clock jitter (cycle to cycle)

## **AC Timing Diagrams**




FIGURE 1. "Worst Case" Test Pattern

### AC Timing Diagrams (Continued) Device Pin Name Signal Signal Pattern Signal Frequency TxCLK IN/RxCLK OUT Dot Clk TxINO/RxOUTO TxIN1/RxOUT1 R1 f/4 TxIN2/RxOUT2 R2 TxIn3/Rx0UT3 f/2 R3 TxIN4/RxOUT4 R4 Steady State, Low TxIN5/RxOUT5 R5 Steady State, Low TxIN6/RxOUT6 G0 TxIN7/RxOUT7 G1 f/8 TxIN8/RxOUT8 G2 f/4 TxIN9/RxOUT9 G3 TxIN10/RxOUT10 G4 Steady State, Low TxIN11/RxOUT11 G5 Steady State, Low TxIN12/RxOUT12 B0 f/16 TxIN13/Rx0UT13 f/8 TxIN14/RxOUT14 B2 f/4 TxIN15/RxOUT15 B3 f/2 TxIN16/RxOUT16 B4 Steady State, Low TxIN17/RxOUT17 B5 Steady State, Low TxIN18/RxOUT18 Sync1 Steady State, High TxIN19/RxOUT19 Sync2 Steady State, High TxIN20/Rx0UT20 Steady State, High DS012485-6 FIGURE 2. "16 Grayscale" Test Pattern (Note 7) (Note 8) (Note 9) (Note 10)

Note 7: The worst case test pattern produces a maximum toggling of device digital circuitry, LVDS I/O and TTL I/O.

Note 8: The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.

Note 9: Figure 1 and Figure 2 show a falling edge data strobe (TxCLK IN/RxCLK OUT).

Note 10: Recommended pin to signal mapping. Customer may choose to define differently.




FIGURE 3. DS90CF561 (Transmitter) LVDS Output Load and Transition Timing



FIGURE 4. DS90CF562 (Receiver) CMOS/TTL Output Load and Transition Timing







FIGURE 5. DS90CF561 (Transmitter) Input Clock Transition Time

DS012485-15

# AC Timing Diagrams (Continued) TCCS Tx0UT0 Tx0UT1 Tx0UT2 TxCLK OUT TIME -DS012485-16 Measurements at Vdiff = 0V TCCS measured between earliest and latest initial LVDS edges. TxCLK OUT Differential High→Low Edge for DS90CF561 TxCLK OUT Differential Low→High Edge for DS90CR561 FIGURE 6. DS90CF561 (Transmitter) Channel-to-Channel Skew and Pulse Width Sample on H→L Edge 2.0 TxCLK IN ← TCIL TxIN 0:20 1.5٧ 1.5\ Setup Hold DS012485-12 FIGURE 7. DS90CF561 (Transmitter) Setup/Hold and High/Low Times RCOP -2.07 2.07 RxCLK OUT - RCOH 0.87 RCOL RHRC RSRC RxOUT 0:27 Setup Hold DS012485-13 FIGURE 8. DS90CF562 (Receiver) Setup/Hold and High/Low Times TxCLK OUT DS012485-17 FIGURE 9. DS90CF561 (Transmitter) Clock In to Clock Out Delay







DS90CF561 Pin Description—FPD Link Transmitter							
Pin Name	I/O	No.	Description				
TxIN	ı	21	TTL level input. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines (FPLINE, FPFRAME, DRDY). (Also referred to as HSYNC, VSYNC and DATA ENABLE.)				
TxOUT+	0	3	Positive LVDS differential data output				
TxOUT-	0	3	Negative LVDS differential data output				
FPSHIFT IN	I	1	TTL level clock input. The falling edge acts as data strobe.				
TxCLK OUT+	0	1	Positive LVDS differential clock output				
TxCLK OUT-	0	1	Negative LVDS differential clock output				
PWR DOWN	1	1	TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power down.				
V <sub>CC</sub>	Ι	4	Power supply pins for TTL inputs				
GND	_	5	Ground pins for TTL inputs				
PLL V <sub>CC</sub>	_	1	Power supply pin for PLL				
PLL GND	Ι	2	Ground pins for PLL				
LVDS V <sub>CC</sub>	I	1	Power supply pin for LVDS outputs				
LVDS GND	I	3	Ground pins for LVDS outputs				

# DS90CF562 Pin Description—FPD Link Receiver

Pin Name	I/O	No.	Description
RxIN+	Ι	3	Positive LVDS differential data inputs
RxIN-	Т	3	Negative LVDS differential data inputs
RxOUT	0	21	TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines (FPLINE, FPFRAME, DRDY). (Also referred to as HSYNC, VSYNC and DATA ENABLE.)
RxCLK IN+	I	1	Positive LVDS differential clock input
RxCLK IN-	ı	1	Negative LVDS differential clock input
FPSHIFT OUT	0	1	TTL level clock output. The falling edge acts as data strobe.
PWR DOWN	1	1	TTL level input. Assertion (low input) maintains the receiver outputs in the previous state
V <sub>CC</sub>	1	4	Power supply pins for TTL outputs
GND	Τ	5	Ground pins for TTL outputs
PLL V <sub>CC</sub>	Т	1	Power supply for PLL
PLL GND	1	2	Ground pin for PLL
LVDS V <sub>CC</sub>	I	1	Power supply pin for LVDS inputs
LVDS GND	1	3	Ground pins for LVDS inputs

### Physical Dimensions inches (millimeters) unless otherwise noted 12.5 ± 0.1 -A-GAGE PLANE 8.1 0.25 $6.1 \pm 0.1$ -B-SEATING PLANE 4.05 $0.60^{\,+0.15}_{\,-0.10}$ DETAIL A △ 0.2 C B A ALL LEAD TIPS TYPICAL \_\_\_\_ 0.1 C SEE DETAIL A ALL LEAD TIPS (0.90)MAX 1.1 0.09-0.20 TYP-0.5 TYP 0.17 - 0.27 TYP 0.10 ± 0.05 TYP 0.13 M A B S C S MTD48 (REV A) 48-Lead Molded Thin Shrink Small Outline Package, JEDEC NS Package Number MTD48

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
Americas
Tel: 1-800-272-9959

Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor

Europe
Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 60 60
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Hong Kong Ltd.

13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications