

DS90C032 LVDS Quad CMOS Differential Line Receiver **General Description** Features


TheDS90C032 is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 155.5 Mbps (77.7 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.


TheDS90C032 accepts low voltage (350 mV) differential input signals and translates them to CMOS (TTL compatible) output levels. The receiver supports a TRI-STATE® function that may be used to multiplex outputs. The receiver also supports OPEN, shorted and terminated (100Ω) input Failsafe with the addition of external failsafe biasing. Receiver output will be HIGH for both Failsafe conditions.

TheDS90C032 and companion line driver (DS90C031) provide a new alternative to high power psuedo-ECL devices for high speed point-to-point interface applications.

- >155.5 Mbps (77.7 MHz) switching rates
- Accepts small swing (350 mV) differential signal levels
- Ultra low power dissipation
- 600 ps maximum differential skew (5V, 25°C)
- 6.0 ns maximum propagation delay
- Industrial operating temperature range
- Military operating temperature range option
- Available in surface mount packaging (SOIC) and (LCC)
- Pin compatible with DS26C32A, MB570 (PECL) and 41LF (PECL)
- Supports OPEN, short and terminated input fail-safe
- Compatible with IEEE 1596.3 SCI LVDS standard
- Conforms to ANSI/TIA/EIA-644 LVDS standard
- Available to Standard Microcircuit Drawing (SMD) 5962-95834

Connection Diagrams






See NS Package Number E20A For complete Military Specifications, refer to appropriate SMD or MDS.

September 2003

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Functional Diagram and Truth Tables



Receiver

ENABLES		INPUTS	OUTPUT
EN	EN*	$R_{IN+} - R_{IN-}$	R _{OUT}
L	Н	Х	Z
All other combinations		$V_{ID} \ge 0.1V$	Н
of ENABLE inputs		$V_{ID} \leq -0.1V$	L
		Full Fail-safe OPEN/SHORT	Н
		or Terminated	

DS90C032

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.3V to +6V
Input Voltage (R _{IN+} , R _{IN-})	–0.3V to (V _{CC} +0.3V)
Enable Input Voltage	
(EN, EN*)	–0.3V to (V _{CC} +0.3V)
Output Voltage (R _{OUT})	–0.3V to (V _{CC} +0.3V)
Maximum Package Power Dis	sipation @ +25°C
M Package	1025 mW
E Package	1830 mW
Derate M Package	8.2 mW/°C above +25°C
Derate E Package	12.2 mW/°C above +25°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature Range	
Soldering (4 sec.)	+260°C

+150°C
+175°C
≥ 3,500V
≥ 250V

Recommended Operating Conditions

	Min	Тур	Мах	Units
Supply Voltage (V_{CC})	+4.5	+5.0	+5.5	V
Receiver Input Voltage	GND		2.4	V
Operating Free Air Tem	oerature	(T_A)		
DS90C032T	-40	+25	+85	°C
DS90C032E	-55	+25	+125	°C

Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (Note 2)

Symbol	Parameter	Conditions		Pin	Min	Тур	Max	Units
V _{TH}	Differential Input High Threshold	V _{CM} = +1.2V		R _{IN+} ,			+100	mV
V _{TL}	Differential Input Low Threshold			R _{IN-}	-100			mV
I _{IN}	Input Current	$V_{IN} = +2.4V$	$V_{\rm CC} = 5.5 V$]	-10	±1	+10	μA
		$V_{IN} = 0V$			-10	±1	+10	μA
V _{OH}	Output High Voltage	$I_{OH} = -0.4 \text{ mA}, V_{ID} = +200 \text{ r}$	nV	R _{OUT}	3.8	4.9		V
		I _{OH} = -0.4 mA,	DS90C032T	1	3.8	4.9		V
		Input terminated						Í
V _{OL}	Output Low Voltage	$I_{OL} = 2 \text{ mA}, V_{ID} = -200 \text{ mV}$		1		0.07	0.3	V
I _{os}	Output Short Circuit Current	Enabled, V _{OUT} = 0V (Note 8)		1	-15	-60	-100	mA
I _{oz}	Output TRI-STATE Current	Disabled, $V_{OUT} = 0V$ or V_{CC}		1	-10	±1	+10	μA
V _{IH}	Input High Voltage			EN,	2.0			V
V _{IL}	Input Low Voltage			EN*			0.8	V
I _I	Input Current]	-10	±1	+10	μA
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA		1	-1.5	-0.8		V
I _{CC}	No Load Supply Current	EN, EN [*] = V_{CC} or GND,	DS90C032T	V _{cc}		3.5	10	mA
	Receivers Enabled	Inputs Open	DS90C032E	1		3.5	11	mA
		EN, EN* = 2.4 or 0.5, Inputs Open]		3.7	11	mA
I _{ccz}	No Load Supply Current	$EN = GND, EN^* = V_{CC}$	DS90C032T]		3.5	10	mA
	Receivers Disabled	Inputs Open	DS90C032E	1		3.5	11	mA

Switching Characteristics V_{CC} = +5.0V, T_A = +25°C DS90C032T (Notes 3, 4, 5, 9)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHLD}	Differential Propagation Delay High to Low	C _L = 5 pF	1.5	3.40	5.0	ns
t _{PLHD}	Differential Propagation Delay Low to High	V _{ID} = 200 mV	1.5	3.48	5.0	ns
t _{SKD}	Differential Skew t _{PHLD} - t _{PLHD}	(Figure 1 and Figure 2)	0	80	600	ps
t _{SK1}	Channel-to-Channel Skew (Note 5)		0	0.6	1.0	ns
t _{TLH}	Rise Time			0.5	2.0	ns
t _{THL}	Fall Time			0.5	2.0	ns
t _{PHZ}	Disable Time High to Z	$R_L = 2 k\Omega$		10	15	ns
t _{PLZ}	Disable Time Low to Z	C _L = 10 pF		10	15	ns
t _{PZH}	Enable Time Z to High	(Figure 3 and Figure 4)		4	10	ns
t _{PZL}	Enable Time Z to Low			4	10	ns

Switching Characteristics

 V_{CC} = +5.0V ± 10%, T_A = -40°C to +85°C DS90C032T (Notes 3, 4, 5, 6, 9)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHLD}	Differential Propagation Delay High to Low	C _L = 5 pF	1.0	3.40	6.0	ns
t _{PLHD}	Differential Propagation Delay Low to High	V _{ID} = 200 mV	1.0	3.48	6.0	ns
t _{skD}	Differential Skew It _{PHLD} – t _{PLHD} I	(Figure 1 and Figure 2)	0	0.08	1.2	ns
t _{sĸ1}	Channel-to-Channel Skew (Note 5)		0	0.6	1.5	ns
t _{SK2}	Chip to Chip Skew (Note 6)				5.0	ns
t _{TLH}	Rise Time			0.5	2.5	ns
t _{THL}	Fall Time			0.5	2.5	ns
t _{PHZ}	Disable Time High to Z	$R_L = 2 k\Omega$		10	20	ns
t _{PLZ}	Disable Time Low to Z	C _L = 10 pF		10	20	ns
t _{PZH}	Enable Time Z to High	(Figure 3 and Figure 4)		4	15	ns
t _{PZL}	Enable Time Z to Low			4	15	ns

Switching Characteristics

 $V_{CC} = +5.0V \pm 10\%$, $T_A = -55$ °C to +125°C DS90C032E (Notes 3, 4, 5, 6, 9, 10)

Parameter	Conditions	Min	Тур	Мах	Units	
Differential Propagation Delay High to Low	C _L = 20 pF	1.0	3.40	8.0	ns	
Differential Propagation Delay Low to High	V _{ID} = 200 mV	1.0	3.48	8.0	ns	
Differential Skew It _{PHLD} – t _{PLHD} I	(Figure 1 and Figure 2)		0.08	3.0	ns	
Channel-to-Channel Skew (Note 5)		0	0.6	3.0	ns	
Chip to Chip Skew (Note 6)				7.0	ns	
Disable Time High to Z	$R_L = 2 k\Omega$		10	20	ns	
Disable Time Low to Z	C _L = 10 pF		10	20	ns	
Enable Time Z to High	(Figure 3 and Figure 4)		4	20	ns	
Enable Time Z to Low			4	20	ns	
	Differential Propagation Delay High to Low Differential Propagation Delay Low to High Differential Skew It _{PHLD} – t _{PLHD} I Channel-to-Channel Skew (Note 5) Chip to Chip Skew (Note 6) Disable Time High to Z Disable Time Low to Z Enable Time Z to High	Differential Propagation Delay High to Low $C_L = 20 \text{ pF}$ Differential Propagation Delay Low to High $V_{ID} = 200 \text{ mV}$ Differential Skew It_{PHLD} - t_{PLHD}I(Figure 1 and Figure 2)Channel-to-Channel Skew (Note 5)(Figure 1 and Figure 2)Chip to Chip Skew (Note 6)Provide 1 and Figure 2)Disable Time High to Z $R_L = 2 \text{ k}\Omega$ Disable Time Low to Z $C_L = 10 \text{ pF}$ Enable Time Z to High(Figure 3 and Figure 4)	Differential Propagation Delay High to Low $C_L = 20 \text{ pF}$ 1.0Differential Propagation Delay Low to High $V_{ID} = 200 \text{ mV}$ 1.0Differential Skew It _{PHLD} - t _{PLHD} I(<i>Figure 1</i> and <i>Figure 2</i>)0Channel-to-Channel Skew (Note 5)00Chip to Chip Skew (Note 6)00Disable Time High to Z $R_L = 2 \text{ k}\Omega$ 0Disable Time Low to Z $C_L = 10 \text{ pF}$ 1.0Enable Time Z to High(<i>Figure 3</i> and <i>Figure 4</i>)0	Differential Propagation Delay High to Low $C_L = 20 \text{ pF}$ 1.03.40Differential Propagation Delay Low to High $V_{ID} = 200 \text{ mV}$ 1.03.48Differential Skew It _{PHLD} - t _{PLHD} I(Figure 1 and Figure 2)00.08Channel-to-Channel Skew (Note 5)00.6Chip to Chip Skew (Note 6)	Differential Propagation Delay High to Low $C_L = 20 \text{ pF}$ 1.03.408.0Differential Propagation Delay Low to High $V_{ID} = 200 \text{ mV}$ 1.03.488.0Differential Skew It_{PHLD} - t_{PLHD}I(Figure 1 and Figure 2)00.083.0Channel-to-Channel Skew (Note 5)00.63.0Chip to Chip Skew (Note 6)00.63.0Disable Time High to Z $R_L = 2 k\Omega$ 1020Disable Time Low to Z $C_L = 10 \text{ pF}$ 1020Enable Time Z to High 4 20	

DS90C032

Parameter Measurement Information R_{IN} Generator O R_{out} R_{IN} **\$**50Ω 50Ω ξ Receiver ENABLED 01194503 FIGURE 1. Receiver Propagation Delay and Transition Time Test Circuit +1.3V R_{IN}- $V_{ID} = 200 \text{ mV}$ **OV** Differential +1.2V +1.1VR_{IN+} t_{₽LHD} t_{PHLD} V_{ОН} 80% 80% R_{OUT} 1.5V 1.5V 20% 20% V_{OL} 01194504 FIGURE 2. Receiver Propagation Delay and Transition Time Waveforms V_{cc} RIN+ O-ΕN DEVICE UNDER R_{IN-} O**o** R_{out} GENERATOR TEST 0 o **\$**50Ω EN* 1/4 DS90C032


 C_{L} includes load and test jig capacitance.

 $S_1 = V_{CC}$ for t_{PZL} and t_{PLZ} measurements.

 S_1 = GND for t_{PZH} and t_{PHZ} measurements.

FIGURE 3. Receiver TRI-STATE Delay Test Circuit

01194505



Applications Information

LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 5. This configuration provides a clean signaling environment for the quick edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically the characteristic impedance of the media is in the range of 100Ω . A termination resistor of 100Ω should be selected to match the media, and is located as close to the receiver input pins as possible. The termination resistor converts the current sourced by the driver into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

TheDS90C032 differential line receiver is capable of detecting signals as low as 100 mV, over a \pm 1V common-mode range centered around +1.2V. This is related to the driver offset voltage which is typically +1.2V. The driven signal is centered around this voltage and may shift \pm 1V around this center point. The \pm 1V shifting may be the result of a ground potential difference between the driver's ground reference and the receiver's ground reference, the common-mode effects of coupled noise, or a combination of the two. Both receiver input pins should honor their specified operating input voltage range of 0V to +2.4V (measured from each pin to ground), exceeding these limits may turn on the ESD protection circuitry which will clamp the bus voltages.

Receiver Fail-Safe:

The LVDS receiver is a high gain, high speed device that amplifies a small differential signal (20mV) to CMOS logic levels. Due to the high gain and tight threshold of the receiver, care should be taken to prevent noise from appearing as a valid signal.

The receiver's internal fail-safe circuitry is designed to source/sink a small amount of current, providing fail-safe protection (a stable known state of HIGH output voltage) for floating, terminated or shorted receiver inputs.

 Open Input Pins. TheDS90C032 is a quad receiver device, and if an application requires only 1, 2 or 3 receivers, the unused channel(s) inputs should be left OPEN. Do not tie unused receiver inputs to ground or any other voltages. The input is biased by internal high value pull up and pull down resistors to set the output to a HIGH state. This internal circuitry will guarantee a HIGH, stable output state for open inputs.

Applications Information (Continued)

2. **Terminated Input.** TheDS90C032 requires external failsafe biasing for terminated input failsafe.

Terminated input failsafe is the case of a receiver that has a 100Ω termination across its inputs and the driver is in the following situations. Unplugged from the bus, or the driver output is in TRI-STATE or in power-off condition. The use of external biasing resistors provide a small bias to set the differential input voltage while the line is un-driven, and therefore the receiver output will be in HIGH state. If the driver is removed from the bus but the cable is still present and floating, the unplugged cable can become a floating antenna that can pick up noise. The LVDS receiver is designed to detect very small amplitude and width signals and recover them to standard logic levels. Thus, if the cable picks up more than 10mV of differential noise, the receiver may respond. To insure that any noise is seen as commonmode and not differential, a balanced interconnect and twisted pair cables is recommended, as they help to ensure that noise is coupled common to both lines and rejected by the receivers.

3. **Shorted Inputs.** If a fault condition occurs that shorts the receiver inputs together, thus resulting in a 0V differential input voltage, the receiver output will remain in a HIGH state. Shorted input fail-safe is not supported across the common-mode range of the device (1.2V

 $\pm 1V$). It is only supported with inputs shorted and no external common-mode voltage applied.

Operation in environment with greater than 10mV differential noise.

National recommends external failsafe biasing on its LVDS receivers for a number of system level and signal quality reasons. First, only an application that requires failsafe biasing needs to employ it. Second, the amount of failsafe biasing is now an application design parameter and can be custom tailored for the specific application. In applications in low noise environments, they may choose to use a very small bias if any. For applications with less balanced interconnects and/or in high noise environments they may choose to boost failsafe further. Nationals "LVDS Owner's Manual provides detailed calculations for selecting the proper failsafe biasing resistors. Third, the common-mode voltage is biased by the resistors during the un-driven state. This is selected to be close to the nominal driver offset voltage (V_{OS}). Thus when switching between driven and un-driven states, the common-mode modulation on the bus is held to a minimum.

For additional Failsafe Biasing information, please refer to Application Note AN-1194 for more detail.

The footprint of theDS90C032 is the same as the industry standard 26LS32 Quad Differential (RS-422) Receiver.


Pin Descriptions

Pin No. (SOIC)	Name	Description
2, 6, 10, 14	R _{IN+}	Non-inverting receiver input pin
1, 7, 9, 15	R _{IN-}	Inverting receiver input pin
3, 5, 11, 13	R _{OUT}	Receiver output pin
4	EN	Active high enable pin, OR-ed with EN*
12	EN*	Active low enable pin, OR-ed with EN
16	V _{cc}	Power supply pin, +5V ± 10%
8	GND	Ground pin

Ordering Information

Operating	Package Type/	Order Number
Temperature	Number	
-40°C to +85°C	SOP/M16A	DS90C032TM
-55°C to +125°C	LCC/E20A	DS90C032E-QML
DS90C032E-QML	(NSID)	
5962-95834	(SMD)	

Typical Performance Characteristics



Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.

Note 3: All typicals are given for: $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$.

Note 4: Generator waveform for all tests unless otherwise specified: f=1 MHz, $Z_O=50\Omega,\,t_r$ and t_f (0%–100%) ≤ 1 ns for R_{IN} and t_r and $t_f\leq 6$ ns for EN or EN*.

Note 5: Channel-to-Channel Skew is defined as the difference between the propagation delay of one channel and that of the others on the same chip with an event on the inputs.

Note 6: Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.

Note 7: ESD Rating:

HBM (1.5 kΩ, 100 pF) \geq 3,500V


EIAJ (0 Ω , 200 pF) \geq 250V


Note 8: Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted at a time, do not exceed maximum junction temperature specification.


Note 9: C_L includes probe and jig capacitance.

Note 10: For DS90C032E propagation delay measurements are from 0V on the input waveform to the 50% point on the output (R_{OUT}).

Output High Voltage vs Ambient Temperature







 $V_{CC} = 5V$

Freq = 65 MHz $V_{ID} = 200 \text{ mV}$


= 5 pF С


 $V_{CC} = 5V$ $V_{OUT} = 0V$



DS90C032


DS90C032






01194517

Transition Time vs Ambient Temperature





Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

 National Semiconductor

 Europe Customer Support Center

 Fax: +49 (0) 180-530 85 86

 Email: europe.support@nsc.com

 Deutsch Tel: +49 (0) 69 9508 6208

 English Tel: +44 (0) 870 24 0 2171

 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.