

# **Reliability Report**

**for**

## **Networking Communication Microprocessors**

**XPC850 (Rev 0.3)**

**XPC860**

**XPC860T**

**0.42 $\mu$  Single Poly Wafer Fabrication Process**



## **1.0 Purpose and Description**

This report summarizes the reliability data for Motorola communication microprocessors fabricated on the 0.42 $\mu$  single polysilicon process in our wafer fabrication facility, Mos 11, in Austin, Texas. The current devices fabricated using this process are given in the table below.

Device	Mask Set	Design Revision	Die Size (mils)	Process Geometry
XPC850	F98S	0.3	309 x 335	0.42 $\mu$
XPC860	J24A	B.1	338 x 329	0.42 $\mu$
	H96G	C	338 x 329	
XPC860T	J21M	0.2	338 x 347	0.42 $\mu$

**Table 1. Device properties.**

All of these devices are currently in their XC phase of product life, which is the time when design errata are discovered and corrected. Although the 850 and 860 are still classified as XC devices, they are built using production equipment and processes, and have completed their reliability qualifications. There are some functional errata on these devices, which may impact some customers. These errata are expected to be corrected in revision D of the 860, which we expect to grant MC status to. For a list of current design errata on these devices, please contact your local Motorola sales person. To locate the nearest sales office, you can find them on our website at [http://mot-sps.com/sales/sales\\_web.html](http://mot-sps.com/sales/sales_web.html)

## **2.0 Assembly / Package Information**

The XPC850 is assembled in a 256 leaded plastic ball grid array. The XPC860 is assembled in a 357 lead plastic ball grid array (PBGA). Both packages have been shown to meet level 3 moisture sensitivity as classified by JEDEC A113. Our volume production is manufactured in Motorola's Kuala Lumpur, Malaysia facility, however we have also qualified Citizen Watch Co, in Japan as an alternate assembly site.

### **3.0 Family Qualification Strategy**

Motorola uses a “family” qualification strategy which allows sharing of certain reliability data across a common design rule / fabrication geometries and packaging types. Reliability data from other Motorola devices which are designed using the same design rules and wafer fabrication processes are included with this report.

All of the devices in this report have been in production manufacturing for at least 3 years. The data presented in this report is both data from current production material and historical data used to qualify devices, processes, and wafer fab and assembly sites. This report will be updated periodically (typically twice/year) with new reliability data from subsequent qualifications and reliability monitors.

#### **4.0 Qualification Data**

### **Motorola .42μ Process Qualification Summary**

The following data shows results of our .42μ qualifications:


#### **Life Test (+125°C, 4.5V)**

<b>Device/Mask Set</b>	<b>SS</b>	<b>168 Hrs.</b>	<b>504 Hrs.</b>	<b>1008 Hrs.</b>	<b>2016 Hrs.</b>	<b>Failure Details</b>
XPC850 (F98S) rev 0.3	77	1/77	0/76	0/71	---	168 Hr : Speed degradation failure 1008 Hr: 4 parts missing balls, 1 part damaged -discounted
XPC850 (F98S) rev 0.3	77	0/77	0/75	0/74	---	504 /1008 Hr: Damaged part - discounted
XPC850 (F98S) rev 0.3	77	0/77	0/77	0/72	---	1008 Hr: Units discounted
XPC850 (F98S) rev 0.3	77	0/77	0/75	0/69	---	168/504 Hr: Units discounted
XPC860 (J23A) rev A.3	77	0/77	0/77	0/77	0/77	---
XPC860 (J23A) rev A.3	77	0/77	0/77	0/77	0/77	---
XPC860 (J23A) rev A.3	77	0/77	0/77	0/77	0/77	---
XPC860 (H96G) rev C.1	77	0/77	0/77	0/77	---	
XPC860 (H96G) rev C.1	77	0/77	1/77	0/77	---	Functional Failure – destroyed in FA
XPC860 (H96G) rev C.1	77	0/77	0/77	0/77	---	
XPC860T (J21M)	77	1/77	0/76	0/75	---	168 hr: Funct fail, 1008 hr: 1 unit damaged at test-discounted
68LC060 (G59Y)	77	0/76	0/76	0/63	---	168/1008 Hr: Parts discounted
68LC060 (G59Y)	77	0/77	0/77	0/77	---	---
68LC060 (G59Y)	77	0/77	0/77	0/77	---	---
68LC060 (G59Y)	77	0/77	0/77	---	---	---
68LC060 (G59Y)	77	1/77	0/76	---	---	168 Hr: 1 functional fail
<b>Total</b>	<b>1232</b>	<b>3/1231</b>	<b>1/1224</b>	<b>0/1040</b>	<b>0/231</b>	---


**Table 1. Life Test Data.**



FITs vs Junction Temperature: .42u FIT/MTBF Data  
Thermal and Voltage Acceleration  
eA = 0.5 eV, Beta = 2.5, 90% Confidence



MTBF vs Junction Temperature: .42u FIT/MTBF Data  
Thermal and Voltage Acceleration  
eA = 0.5 eV, Beta = 2.5, 90% Confidence



### Temp Cycle (-65°C / +150°C)

Die Rev/Mask Set	SS	PC-MSL3	100 Cyc	500 Cyc	1000 Cyc	Failure Details
XPC860	77	0/77	0/77	0/77	1/77	1000 Cyc: 1 fail
XPC860	77	0/77	0/77	0/77	0/77	---
XPC860 (J23A) rev A.3	77	0/77	0/77	0/77	*0/76	1000 Cyc: missing ball-discounted
XPC860 (J23A) rev A.3	77	0/77	0/77	0/77	0/77	---
XPC860 (J23A) rev A.3	77	0/77	0/77	0/77	0/77	---
XPC860 (J23A) rev A.3	77	0/77	0/77	0/77	0/77	---
XPC860 (J23A) rev A.3	77	0/77	0/77	0/77	0/77	---
XPC860 (J23A) rev A.3	77	0/77	0/77	0/77	0/77	---
XPC860 (J23A) rev A.3	77	0/77	0/77	0/77	0/77	---
<b>Total</b>	<b>693</b>	<b>0/693</b>	<b>0/693</b>	<b>0/693</b>	<b>1/693</b>	---

**Table 2. Temperature Cycle Data (MSL3).**

### Autoclave (+121°C / 15PSIG)

Die Rev/Mask Set	SS	PC-MSL3	48 Hrs	96 Hrs	144 Hrs	Failure Details
XPC860	77	0/77	0/77	0/77	0/77	---
XPC860	77	0/77	0/77	0/77	0/77	---
XPC860 (J23A) rev A.3	77	0/77	0/77	0/77	0/77	---
XPC860 (J23A) rev A.3	77	0/77	---	---	---	Terminated-die attach problem
XPC860 (J23A) rev A.3	77	0/77	0/77	0/77	0/77	---
XPC860 (J23A) rev A.3	77	0/77	0/77	0/77	0/77	---
XPC860 (J23A) rev A.3	77	0/77	0/77	0/76	0/76	48 hr: Mishandled-discounted
XPC860 (J23A) rev A.3	77	0/77	2/77	8/75	1/67	48 Hr: 2 functional 96 Hr: 8 functional 144 Hr: 1 functional
XPC860 (J23A) rev A.3	60	0/60	0/60	0/60	0/60	
XPC860 (J23A) rev A.3	36	0/36	0/36	0/36	0/36	
XPC860 (J23A) rev A.3	76	0/76	0/76	0/76	0/76	
XPC860 (J23A) rev A.3	77	0/77	0/77	0/77	0/77	
XPC860 (J23A) rev A.3	77	1/77	0/76	0/76	0/76	MSL3: functional
<b>Total</b>	<b>942</b>	<b>1/942</b>	<b>2/864</b>	<b>8/861</b>	<b>1/853</b>	---

**Table 3. Autoclave Data (MSL3).**

**THB (+85°C / 85%RH)**

<b>Die Rev/Mask Set</b>	<b>SS</b>	<b>PC-MSL3</b>	<b>168 Hrs</b>	<b>504 Hrs</b>	<b>1008 Hrs</b>	<b>Failure Details</b>
XPC860 (J23A) rev A.3	77	0/77	0/77	0/77	0/76	1008 Hr: Unit discounted
XPC860 (J23A) rev A.3	77	0/77	---	---	---	Terminated - die attach problem
XPC860 (J23A) rev A.3	77	0/76	0/76	0/76	0/76	PC: Substrate damage- discounted
XPC860 (J23A) rev A.3	77	0/77	0/77	0/77	0/77	---
<b>Total</b>	<b>308</b>	<b>0/307</b>	<b>0/230</b>	<b>0/230</b>	<b>0/229</b>	---

**Table 4. THB Data (MSL3).**

## Electrostatic Discharge Data

The following ESD data is device specific:

### 860 ESD Human Body Model (I/O)

Mask Set	SS	1 kV	1.5 kV	2.0 kV	2.5 kV	Failure Details
J24A (860 rev B.1)	3	2/3	---	---	---	2 functional, in analysis
H96G (860 rev C.1)	9	0/2	0/2	0/3	0/2	---
J21M (860T)	3	0/3	---	---	---	---
<b>Total</b>	<b>15</b>	<b>2/8</b>	<b>0/2</b>	<b>0/3</b>	<b>0/2</b>	<b>---</b>

**Table 5. Human Body Model (I/O) ESD data for the 860.**

### 860 ESD Human Body Model (PWR)

Mask Set	SS	1Kv	1.5Kv	2.0Kv	2.5Kv	Failure Details
J24A (860 rev B.1)	3	0/3	---	--	---	2 functional, in analysis
H96G (860 rev C.1)	2	---	---	---	0/4	---
<b>Total</b>	<b>5</b>	<b>0/3</b>	<b>---</b>	<b>---</b>	<b>0/4</b>	<b>---</b>

**Table 6. Human Body Model (PWR) ESD data for the 860.**

### 860 ESD Machine Model, Vmax=200 V

Mask Set	SS	100v	200v	Failure Details
J24A (860 rev B.1)	3	---	0/3	---
J24A (860 rev B.1)	3	---	0/3	---
J21M (860T)	3	0/3	---	---
<b>Total</b>	<b>9</b>	<b>0/3</b>	<b>0/6</b>	<b>---</b>

**Table 7. Machine Model ESD data for the 860.**

### 860 ESD CDM, Vmax=1000 V corner balls, 500V inner balls

Mask Set	SS	500V/1000V	Failure Details
H96G (860 Rev. C.1)	3	0/3	---

**Table 8. Charged device model ESD data for the 860.**



### **850 ESD Human Body Model (I/O), Vmax=1kV**

Mask Set	SS	#Fails	Failure Details
(F98S) REV 0.3	6	3/6	Functional fails
(F98S) REV 0.3	3	0/3	---
(F98S) REV 0.3	3	3/3	Functional fails
<b>Total</b>	<b>12</b>	<b>6/12</b>	---

**Table 9. Human Body Model (I/O) ESD data for the 850.**

### **850 ESD Human Body Model (PWR) Vmax=1kV**

Mask Set	SS	#Fails	Failure Details
(F98S) REV 0.3	3	0/3	---
(F98S) REV 0.3	3	0/3	---
<b>Total</b>	<b>6</b>	<b>0/6</b>	---

**Table 10. Human Body (PWR) ESD data for the 850.**

### **850 ESD Machine Model, Vmax=200V**

Mask Set	SS	#Fails	Failure Details
(F98S) REV 0.3	3	0/3	---
(F98S) REV 0.3	3	0/3	---
(F98S) REV 0.3	3	0/3	---
(F98S) REV 0.3	3	0/3	---
<b>Total</b>	<b>12</b>	<b>0/12</b>	---

**Table 11. Machine Model ESD data for the 850.**

## **Latchup Data For .42 $\mu$ Devices**


The following latchup data is specific for each device type:

<b>Device - XPC860</b>	<b>SS</b>	<b>150mA</b>	<b>200mA</b>	<b>Failure Details</b>
XPC860 (J23A) rev A.3	3		0/3	---
XPC860 (J23A) rev A.3	3		0/3	---
XPC860 (J23A) rev A.3	3		0/3	---
(J24A) rev B.1	3		0/3	---
(H96G) rev C.1	3		0/3	---
<b>Total</b>	<b>15</b>		<b>0/15</b>	---
<b>Device - XPC860T</b>				
(J21M)	3		0/3	---
<b>Total</b>	<b>3</b>		<b>0/3</b>	---
<b>Device - 850</b>				
(F98S) rev 0.3	3		0/3	---
(F98S) rev 0.3	3		0/3	---
<b>Total</b>	<b>6</b>		<b>0/6</b>	---

**Table 12. Latchup Data for each device type.**

## AVERAGE OUTGOING QUALITY In Parts per Million

Device Type	Category	4th Quarter	3rd Quarter	2nd Quarter	1st Quarter
		1998	1998	1998	1998
XPC850	Electrical	872.3	0	106	0
	Vis/Mech	0	0	509.6	0
XPC 860, XPC860T	Electrical	96.7	69.3	68.4	189.1
	Vis/Mech	0	180.6	185.1	0



## **5.0 Qualification Stress Descriptions**

The following summary briefly describes the various reliability tests included in the Motorola reliability monitor program.

### **DYNAMIC EARLY FAIL STUDY (EFR)**

This stress is performed to accelerate infant mortality failure mechanisms, which are defects that occur within the first year of normal device operation. The typical stress condition is a temperature of 125°C, a voltage of 6V for 5V products and 4.5V for 3.3V products, and a duration of 168 hours. Devices used in this test are sampled directly after the standard production final test flow with no prescreening, unless called out in the normal production flow.

### **HIGH TEMPERATURE OPERATING LIFE (HTOL) TEST**

High Temperature Operating Life (HTOL) test is performed to accelerate failure mechanism which are thermally activated through the application of extreme temperatures and the use of dynamic operating conditions. All devices performing the HTOL test are sampled directly after final electrical test with no prior burn-in or other pre-screening. Testing is performed per Mil Std 883, Method 1005, with dynamic signaling applied to the devices for a minimum duration of 168 hours. Some sample groups are extended to 2016 hours.

A device will be considered to have failed the life test if parametric limits are exceeded or if functionality cannot be demonstrated under nominal and worst case conditions specified in the data sheet. Forms of mechanical damage, such as cracking of the package, will be considered as a reject. Device which recovers after baking will also be considered as a reject. Verified ESD and EOS failures shall not be considered legitimate nor will failures caused by handling, such as bent leads or cosmetic package defects.

## TEMPERATURE CYCLE (T/C)

Temperature Cycle accelerates the effects of thermal expansion mismatch between different components of the packaging system, a condition which can cause wire bond problems and seal leakage. Temperature Cycle is typically performed per Mil Std 750 or Mil Std 883, Method 1010, Condition D.

Devices are inserted into cycling system and held at -65C for at least ten minutes, devices are then transferred to a second chamber and held at +150C for at least 10 minutes. The system employs a circulating air environment to assure rapid stabilization at the specified temperature. The dwell at each extreme, plus two transition times of five minutes each, constitute one cycle. The duration of this testing is typically 500 or 1000 cycles.

A device shall be considered as a reject, if hermeticity cannot be demonstrated, parametric limits are exceeded, or if functionality cannot be demonstrated, as per the data sheet limits. Mechanical damage, such as cracking, chipping, or breaking of package, will also be considered as a reject provided such damage was not caused by fixturing or handling. Verified EOS and ESD failures shall not be considered as legitimate rejects.

## TEMPERATURE HUMIDITY BIAS (THB)

This is an environmental test performed at a temperature of 85°C and a relative humidity of 85% (per JEDEC Standard 22 Method A101). The test is designed to measure the moisture resistance of plastic encapsulated circuits. A nominal (5V) static bias is applied to the device to create the electrolytic cells necessary to accelerate corrosion of the metallization. Typical stress duration is 1008 hours.

A device will be considered to have failed the static temperature humidity bias test if parametric limits are exceeded, or functionality cannot be demonstrated under normal and worst case conditions as specified in the data sheet. Device which recovers after baking shall be considered as a reject. Verified ESD or EOS failures shall not be considered legitimate rejects.

## AUTOCLAVE (AC)/PRESSURE TEMPERATURE HUMIDITY (PTH)

Autoclave is an environmental test that measures device resistance to moisture penetration and the resultant effects of galvanic corrosion. It is a highly accelerated and destructive test performed per JEDEC Standard 22B, Method A110 Code C). Conditions employed during the test include 121°C, 100% relative humidity, and 15 psig. Corrosion of the die is the expected failure mechanism. Typical test duration is 144 hours.

A device will be considered to have failed the autoclave test if parametric limits are exceeded or if functionality cannot be demonstrated under normal and worst case conditions specified in the data sheet. Verified EOS and ESD failures shall not be considered as legitimate failures, nor will mechanical damage such as cracking of the package. Cosmetic package defects and degradation of lead finish and solderability are not considered as a reject criterion.

## PRE-CONDITIONING - VAPOR PHASE (VPR) AND INFRARED REFLOW (IR)

Pre-conditioning is a process which simulates the manufacturing steps involved in mounting and rework of a surface mount device on to the customer's application printed circuit board. Different methodologies can be employed for this purpose. Infrared Reflow uses heaters instead of hot fluorocarbon vapor for the reflow. Vapor Phase Reflow(VPR) is known to be the most contingent stress to the surface mount devices (per JEDEC Standard 22, Method A112/3). In vapor phase pre-conditioning, different presoak conditions are defined such as 85C/85% Relative Humidity(RH)(Class I), 85C/60%RH (Class II), 30C/60%RH (Class III, IV & V) to simulate different environmental conditions. Devices are exposed to VPR within 4 hours after the completion of the pre-soaking process. Three cycles of VPR are performed to the parts, 8 to 10 minutes cool down time is allowed between VPR immersions. Devices are visually inspected for package cracks after the final immersion. The pre-conditioning test is conducted prior to the normal reliability test.

## SOLDERABILITY TEST

The purpose of this test is to determine the solderability of device package termination that are intended to be joined to another surface using solder for the attachment. This test provides optional conditions for aging and solder the purpose of allowing simulation of the soldering process to use in the device application. It provides procedures for through hole, axial and surface mount devices. Leads should be dipped at a solder temperature of 245±5C for a duration of 5-10 seconds (per JEDEC Standard 22, Method A102).

## HIGH TEMPERATURE BAKE (HTB)

The purpose of High Temperature Bake (HTB) is to bake the device for a specified length of time to determine the stability of the device transistors (per Mil Std 883, Method 1008).

## ELECTROSTATIC DISCHARGE (ESD)

This series of stresses included Human Body Model (HBM), Machine Model (MM) (per JEDEC Standard 22, Method 2007) to determine if the devices can be handled in a normal production environment without being damaged by the various sources of static that are present.