

Up/Down Counter with Preset and Ripple Clock

The MC74AC190 is a reversible BCD (8421) decade counter which features synchronous counting and asynchronous presetting. The preset feature allows the MC74AC190 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

- High-Speed 120 MHz Typical Count Frequency
- Synchronous Counting
- Asynchronous Parallel Load
- Cascadable
- Outputs Source/Sink 24 mA



PIN NAMES

CE	Count Enable Input
CP	Clock Pulse Input
<u>Po</u> -P3	Parallel Data Inputs
<u>P</u> L	Asynchronous Parallel Load Input
U/D	Up/Down Count Control Input
<u>Q</u> _Q3	Flip-Flop Outputs
RC	Ripple Clock Output
тс	Terminal Count Output

MC74AC190

UP/DOWN COUNTER WITH PRESET AND RIPPLE CLOCK



LOGIC SYMBOL



FUNCTIONAL DESCRIPTION

The MC74AC190 is a synchronous up/down BCD decade counter. It contains four edge-triggered flip-flops with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (PL) input is LOW, information present on the Parallel Load inputs (P_0-P_3) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the CE input inhibits counting. When CE is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the U/D input signal, as indicated in the Mode Select Table. CE and U/D can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The terminal count (TC) output is normally LOW. It goes HIGH when the circuits reach zero in the count down mode or 9 in the count up mode. The TC output will then remain HIGH until a <u>state</u> change occurs, whether by counting or presetting or until U/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (RC) output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figures a and b. In Figure a, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on CE inhibits the RC output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and lost stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure b. All clock inputs are driven in parallel and the RC outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the RC output of any device goes HIGH shortly after its CP input goes HIGH. The configuration shown in Figure c avoids ripple delays and their associated restrictions. The CE input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures a and b doesn't apply, because the TC output of a given stage is not affected by its own CE.

MODE SELECT TABLE

	Inp	uts		Mada			
PL	CE	U/D	СР	Mode			
Н	L	L	Ч	Count Up			
н	L	н	Г	Count Down			
L	Х	Х	Х	Preset (Asyn.)			
Н	Н	Х	Х	No Change (Hold)			

RC TRUTH TABLE

	Inp	uts		Output
PL	CE	TC*	СР	RC
Н	L	Н	Ъ	
н	н	х	Х	н
Н	Х	L	Х	Н
L	Х	Х	Х	Н

*TC is generated internally

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

_ = LOW-to-HIGH Transition







Figure a: N-Stage Counter Using Ripple Clock



Figure b: Synchronous N-Stage Counter Using Ripple Carry/Borrow



Figure c: Synchronous N-Stage Counter With Parallel Gated Carry/Borrow

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	–0.5 to V _{CC} +0.5	V
Vout	DC Output Voltage (Referenced to GND)	–0.5 to V _{CC} +0.5	V
l _{in}	DC Input Current, per Pin	±20	mA
l _{out}	DC Output Sink/Source Current, per Pin	±50	mA
ICC	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit	
Vaa	Supply Voltage	′AC	2.0	5.0	6.0	V	
vCC		′ACT	4.5	5.0	5.5	v	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to GND)		0		V _{CC}	V	
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 3.0 V		150			
		V _{CC} @ 4.5 V		40		ns/V	
		V _{CC} @ 5.5 V		25			
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		20/1	
tr, tf	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		115/ V	
Тј	Junction Temperature (PDIP)				140	°C	
T _A	Operating Ambient Temperature Range		-40	25	85	°C	
IOH	Output Current — High				-24	mA	
IOL	Output Current — Low				24	mA	

1. V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

	Parameter		74AC T _A = +25°C		74AC		
Symbol		V _{CC} (V)			T _A = −40°C to +85°C	Unit	Conditions
			Тур	Guar	anteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} – 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
∨он	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	l _{OUT} = -50 μA
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} -12 mA IOH -24 mA -24 mA
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	l _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA IOL 24 mA 24 mA
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	$V_{I} = V_{CC}, \text{ GND}$
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
ICC	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC} \text{ or } GND$

* All outputs loaded; thresholds on input associated with output under test. † Maximum test duration 2.0 ms, one output loaded at a time. Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

			7	74AC190)	74AC190			
Symbol	DI Parameter V_{CC}^* $T_A = +25^{\circ}C$ (V) $C_L = 50 \text{ pF}$					T _A = -40°C to +85°C C _L = 50 pF		Unit	Fig. No.
			Min	Тур	Max	Min	Max		
fmax	Maximum Count Frequency	3.3 5.0	80 110					MHz	3-3
^t PLH	Propagation Delay CP to Q _n	3.3 5.0	2.0 1.5		1.4 9.5	2.0 2.0	15.5 11.0	ns	3-6
^t PHL	Propagation Delay CP to Q _n	3.3 5.0	2.5 1.5		14.5 10.0	2.0 2.0	16.0 11.5	ns	3-6
^t PLH	Propagation Delay CP to TC	3.3 5.0	3.5 2.5		17.0 11.5	2.0 2.0	18.5 13.0	ns	3-6
^t PHL	Propagation Delay CP to TC	3.3 5.0	3.5 2.5		17.0 12.5	2.0 2.0	18.5 13.0	ns	3-6
^t PLH	Propag <u>ati</u> on Delay CP to RC	3.3 5.0	2.5 2.0		11.5 7.5	2.0 2.0	13.0 9.5	ns	3-6
^t PHL	Propag <u>ati</u> on Delay CP to RC	3.3 5.0	2.5 1.5		11.0 8.0	2.0 2.0	12.5 9.5	ns	3-6
^t PLH	Propagation Delay CE to RC	3.3 5.0	2.5 1.5		12.0 8.0	2.0 2.0	13.0 9.0	ns	3-6
^t PHL	<u>Propagati</u> on Delay CE to RC	3.3 5.0	2.0 1.5		13.0 8.0	2.0 2.0	14.5 9.0	ns	3-6
^t PLH	Propagation Delay U/D to RC	3.3 5.0	2.5 1.5		14.0 8.5	2.0 2.0	15.5 10.0	ns	3-6
^t PHL	<u>P</u> ropag <u>atio</u> n Delay U/D to RC	3.3 5.0	2.5 2.5		13.0 8.5	2.0 2.0	14.5 10.0	ns	3-6
^t PLH	Propagation Delay U/D to TC	3.3 5.0	3.0 3.0		12.0 8.0	2.0 2.0	13.0 9.0	ns	3-6
^t PHL	Propagation Delay U/D to TC	3.3 5.0	3.0 3.0		12.0 8.0	2.0 2.0	13.0 9.0	ns	3-6
^t PLH	Propagation Delay P _n to Q _n	3.3 5.5	2.0 2.0		15.0 10.0	1.5 1.5	17.0 11.5	ns	3-6
^t PHL	Propagation Delay P _n to Q _n	3.3 5.0	2.0 2.0		14.0 9.5	1.5 1.5	16.0 11.0	ns	3-6
^t PLH	Propagation Delay PL to Q _n	3.3 5.0	3.0 3.0		18.0 10.5	2.0 2.0	19.5 12.5	ns	3-6
^t PHL	Propagation Delay PL to Q _n	3.3 5.0	2.5 2.0		15.0 10.5	2.0 2.0	17.0 12.0	ns	3-6

 * Voltage Range 3.3 V is 3.3 V ± 0.3 V. Voltage Range 5.0 V is 5.0 V ± 0.5 V.

AC OPERATING REQUIREMENTS

	Parameter		74AC190		74AC190		
Symbol		V _{CC} * (V)	т, c	գ = +25°C L = 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Unit	Fig. No.
			Тур	Guarantee	d Minimum		
t _S	Setup <u>Ti</u> me, HIGH or LOW P _n to PL	3.3 5.0		0.5 0	0.5 0	ns	3-9
^t h	Hold T <u>im</u> e, HIGH or LOW P _n to PL	3.3 5.0		0 0	0 0	ns	3-9
t _S	<u>Set</u> up Time, LOW CE to CP	3.3 5.0		6.5 4.5	7.5 5.0	ns	3-9
^t h	Hold Time, LOW CE to CP	3.3 5.0		0 0	0 0	ns	3-9
t _S	Setup Time, HIGH or LOW U/D to CP	3.3 5.0		8.5 5.0	9.5 6.0	ns	3-9
t _h	Hold Time HIGH or LOW U/D to CP	3.3 5.0		0 0	0 0	ns	3-9
tw	PL Pulse Width, LOW	3.3 5.0		5.0 3.5	5.5 4.0	ns	3-6
tw	CP Pulse Width, LOW	3.3 5.0	5.0 3.5		5.5 4.0	ns	3-6
trec	Recovery Time PL to CP	3.3 5.0		0.5 0	0.5 0	ns	3-9

* Voltage Range 3.3 V is 3.3 V ± 0.3 V. Voltage Range 5.0 V is 5.0 V ± 0.5 V.

CAPACITANCE

Symbol	Parameter	Value Typ	Unit	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	75	pF	V _{CC} = 5.0 V

OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and was negligent regarding the design or manufacture of the part. Motorola and

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

MFAX: RMFAX0@email.sps.mot.com -TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

 \Diamond

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



