
## 8-Bit Synchronous Binary Up Counter

The MC10E/100E016 is a high-speed synchronous, presettable, cascadable 8-bit binary counter. Architecture and operation are the same as the MC10H016 in the MECL 10H family, extended to 8-bits, as shown in the logic symbol.

The counter features internal feedback of TC, gated by the TCLD (terminal count load) pin. When TCLD is LOW (o<u>r left</u> open, in which case it is pulled LOW by the internal pull-downs)<u>, the</u> TC feedback is disabled, and counting proceeds continuously, with TC going LOW to indicate an all-one state. When TCLD is HIG<u>H</u>, the TC feedback causes the counter to automatically reload upon TC = LOW, thus functioning as a programmable counter. The Q<sub>n</sub> outputs do not need to be terminated for the count function to operate properly. To minimize noise and power, unused Q outputs should be left unterminated.

- 700MHz Min. Count Frequency
- 1000ps CLK to Q, TC
- Internal TC Feedback (Gated)
- 8-Bit
- Fully Synchronous Counting and TC Generation
- Asynchronous Master Reset
- Extended 100E VEE Range of 4.2V to 5.46V
- 75kΩ Input Pulldown Resistors


#### Pinout: 28-Lead PLCC (Top View)



\* All V<sub>CC</sub> and V<sub>CCO</sub> pins are tied together on the die.

# MC10E016 MC100E016

## 8-BIT SYNCHRONOUS BINARY UP COUNTER



#### FUNCTION TABLE

CE	PE	TCLD	MR	CLK	Function
Х	L	Х	L	Z	Load Parallel (P <sub>n</sub> to Q <sub>n</sub> )
L	н	L	L	Z	Continuous Count
L	н	н	L	Z	Count; Load Parallel on TC = LOW
н	н	Х	L	Z	Hold
Х	Х	Х	L	ZZ	Masters Respond, Slaves Hold
Х	Х	Х	Н	Х	Reset (Q <sub>n</sub> : = LOW, TC : = HIGH)

Z = clock pulse (low to high);

ZZ = clock pulse (high to low)


#### PIN NAMES

Pin	Function
P0 – P7	Parallel Data (Preset) Inputs
$\underline{Q_0} - \overline{Q_7}$	Data Outputs
CE	Count Enable Control Input
PE	Parallel Load Enable Control Input
MR	Master Reset
<u>CL</u> K	Clock
TC	Terminal Count Output
TCLD	TC-Load Control Input



12/93

#### 8-BIT BINARY COUNTER LOGIC DIAGRAM



Note that this diagram is provided for understanding of logic operation only. It should not be used for propagation delays as many gate functions are achieved internally without incurring a full gate delay.

## **DC CHARACTERISTICS** (V<sub>EE</sub> = V<sub>EE</sub>(min) to V<sub>EE</sub>(max); V<sub>CC</sub> = V<sub>CCO</sub> = GND)

		0°C		25°C			85°C					
Symbol	Characteristic	min	typ	max	min	typ	max	min	typ	max	Unit	Condition
ЧН	Input HIGH Current			150			150			150	μΑ	
IEE	Power Supply Current										mA	
	10E		151	181		151	181		151	181		
	100E		151	181		151	181		174	208		

## **AC CHARACTERISTICS** ( $V_{EE} = V_{EE}(min)$ to $V_{EE}(max)$ ; $V_{CC} = V_{CCO} = GND$ )

		O°C			25°C		85°C					
Symbol	Characteristic	min	typ	max	min	typ	max	min	typ	max	Unit	Condition
<b>f</b> COUNT	Max. Count Frequency	700	900		700	900		700	900		MHz	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay to Output CLK to Q MR to Q CLK to TC MR to TC	600 600 550 625	725 775 775 775 775	1000 1000 900 1000	600 600 550 625	725 775 775 775 775	1000 1000 900 1000	600 600 550 625	725 775 775 775 775	1000 1000 1050 1000	ps	
t <sub>s</sub>	Setup Time Pn CE PE TCLD	150 600 600 500	- 30 400 400 300		150 600 600 500	- 30 400 400 300		150 600 600 500	- 30 400 400 300		ps	
th	Hold Time Pn CE PE TCLD	350 0 0 100	100 - 400 - 400 - 300		350 0 0 100	100 - 400 - 400 - 300		350 0 0 100	100 - 400 - 400 - 300			
<sup>t</sup> RR	Reset Recovery Time	900	700		900	700		900	700		ps	
<sup>t</sup> PW	Minimum Pulse Width CLK, MR	400			400			400			ps	
tr tf	Rise/Fall Times 20 - 80%	300	510	800	300	510	800	300	510		ps	

#### **FUNCTION TABLE**

Function	PE	CE	MR	TCLD	CLK	P7-P4	P3	P2	P1	P0	Q7-Q4	Q3	Q2	Q1	Q0	тс
Load	L	Х	L	Х	Z	Н	Н	Н	L	L	Н	Н	Н	L	L	н
Count	н	L	L	L	Z	Х	Х	Х	Х	Х	н	н	н	L	н	н
	н	L	L	L	Z	Х	Х	Х	Х	Х	н	н	н	н	L	н
	н	L	L	L	Z	Х	Х	Х	Х	Х	н	н	н	н	н	L
	н	L	L	L	Z	Х	Х	Х	Х	Х	L	L	L	L	L	н
Load	L	Х	L	Х	Z	н	н	н	L	L	н	н	н	L	L	н
Hold	н	н	L	Х	Z	Х	Х	Х	Х	Х	н	н	н	L	L	н
	н	н	L	Х	Z	Х	Х	Х	Х	Х	н	н	н	L	L	н
Load On	н	L	L	Н	Z	н	L	н	н	L	н	н	н	L	н	н
Terminal	н	L	L	Н	Z	н	L	н	н	L	н	н	н	н	L	н
Count	н	L	L	Н	Z	н	L	н	н	L	н	н	Н	н	н	L
	н	L	L	Н	Z	н	L	н	н	L	н	L	Н	н	L	н
	н	L	L	Н	Z	н	L	н	н	L	н	L	н	н	н	н
	н	L	L	Н	Z	н	L	н	н	L	н	н	L	L	L	н
Reset	Х	Х	Н	Х	Х	Х	Х	Х	Х	Х	L	L	L	L	L	н

## **Applications Information**

#### **Cascading Multiple E016 Devices**

For applications which call for larger than 8-bit counters multiple E016s can be tied together to achieve very <u>wide</u> bit width counters. The active <u>low</u> terminal count (TC) output and count enable input (CE) greatly facilitate the cascading of E016 devices. Two E016s can be cascaded without the need for external gating, however for counters wider than 16 bits external OR gates are necessary for cascade implementations.

Figure 1 below pictorially illustrates the cascading of 4 E016s to build a 32-bit high frequency counter. Note the E101 gates used to OR the terminal count outputs of the lower order E016s to control the counting operation of the higher order bits. When the terminal count of the preceding device (or devices) goes low (the counter reaches an all 1s state) the more significant E016 is set in its count mode and will count one binary digit upon the next positive clock transition. In addition, the preceding devices will also count one bit thus sending their terminal count outputs back to a high state

disabling the count operation of the more significant counters and placing them back into hold modes. Therefore, for an E016 in the chain to count, all of the lower order terminal count outputs must be in the low state. The bit width of the counter can be increased or decreased by simply adding or subtracting E016 devices from Figure 1 and maintaining the logic pattern illustrated in the same figure.

The maximum frequency of operation for the <u>cas</u>caded counter chain is set by the propagation delay of the TC output and the necessary setup time of the CE input and the propagation delay through the OR <u>gate</u> controlling it (for 16-bit counters the limitation is only the TC propagation delay and the CE setup time). Figure 1 shows EL01 gates used to control the count enable inputs, however, if the frequency of operation is lower a slower, ECL OR gate can be used. Using the worst case guarantees for these parameters from the ECLinPS data book, the maximum count frequency for a greater than 16-bit counter is 500MHz and that for a 16-bit counter is 625MHz.




Figure 1. 32-Bit Cascaded E016 Counter

## Applications Information (continued)

Note that this assumes the trace delay between the TC outputs and the CE inputs are negligible. If this is not the case estimates of these delays need to be added to the calculations.

#### **Programmable Divider**

The E016 has been designed with a control pin which makes it ideal for use as an 8-bit programmable divider. The TCLD pin (load on terminal count) when asserted reloads the data present at the parallel input pin (Pn's) upon reaching terminal count (an all 1s state on the outputs). Because this feedback is built internal to the chip, the programmable division operation will run at very nearly the same frequency as the maximum counting frequency of the device. Figure 2 below illustrates the input conditions necessary for utilizing the E016 as a programmable divider set up to divide by 113.




Figure 2. Mod 2 to 256 Programmable Divider

To determine what value to load into the device to accomplish the desired division, the designer simply subtracts the binary equivalent of the desired divide ratio from the binary value for 256. As an example for a divide ratio of 113:

where:

P0 = LSB and P7 = MSB


Forcing this input condition as per the setup in Eigure 2 will result in the waveforms of Figure 3. Note that the TC output is used as the divide output and the pulse duration is equal to a


Table 1. Preset Values for Various Divide Ratios

Divide			Pre	eset Da	ata Inp	uts		
Ratio	P7	P6	P5	P4	P3	P2	P1	P0
2	н	Н	Н	Н	Н	Н	Н	L
3	н	н	н	н	н	н	L	н
4	н	н	н	н	н	н	L	L
5	н	н	н	н	н	L	н	н
•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•
112	н	L	L	н	L	L	L	L
113	н	L	L	L	н	н	н	н
114	н	L	L	L	Н	Н	Н	L
•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•
254	L	L	L	L	L	L	Н	L
255	L	L	L	L	L	L	L	н
256	L	L	L	L	L	L	L	L

full clock period. For even divide ratios, twic<u>e</u> the desired divide ratio can be loaded into the E016 and the TC output can feed the clock input of a toggle flip flop to create a signal divided as desired with a 50% duty cycle.

A single E016 can be used to divide by any ratio from 2 to 256 inclusive. If divide ratios of greater than 256 are needed multiple E016s can be cascaded in a manner similar to that already discussed. When E016s are cascaded to build larger dividers the TCLD pin will no longer provide a means for loading on terminal count. Because one does not want to reload the counters until all of the devices in <u>the</u> chain have reached terminal count, external gating of the TC pins must be used for multiple E016 divider chains.






## Applications Information (continued)

Figure 4. 32-Bit Cascaded E016 Programmable Divider

Figure 4 on the following page shows a typical block diagram of a 32-bit divider chain. Once again to maximize the frequency of operation EL01 OR gates were used. For lower frequency applications a slower OR gate could replace the <u>EL01</u>. Note that for a 16-bit divider the OR function feeding the PE (program enable) input CANNOT be replaced by a wire OR tie <u>as the TC</u> output of the least significant E016 mu<u>st a</u>lso feed the CE input of the most significant E016. If the two TC outputs were OR tied the cascaded count operation w<u>ould</u> not operate properly. Because in the cascaded form the PE feedback is external and requires external gating, the maximum frequency of operation will be significantly less than the same operation in a single device.

### **Maximizing E016 Count Frequency**

The E016 device produces 9 fast transitioning single ended outputs, thus V<sub>CC</sub> noise can become significant in situations where all of the outputs switch simultaneously in the same direction. This V<sub>CC</sub> noise can negatively impact the maximum frequency of operation of the device. Since the device does not need to have the Q outputs terminated to count properly, it is recommended that if the outputs are not going to be used in the rest of the system they should be left unterminated. In addition, if only a subset of the Q outputs are used in the system only those outputs should be terminated. Not terminating the unused outputs will not only cut down the V<sub>CC</sub> noise generated but will also save in total system power dissipation. Following these guidelines will allow designers to either be more aggressive in their designs or provide them with an extra margin to the published data book specifications.



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and with such unintended or unauthorized sof Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

٥

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



