

9 Jul, 1997
MITSUBISHI LSIs

M5M51016BTP,RT-12VL-I, -12VLL-I

1048576-BIT(65536-WORD BY 16-BIT)CMOS STATIC RAM

DESCRIPTION

The M5M51016BTP, RT are a 1048576-bit CMOS static RAM organized as 65536 word by 16-bit which are fabricated using high-performance triple polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high density and low power static RAM.

They are low stand-by current and low operation current and ideal for the battery back-up application.

The M5M51016BTP,RT are packaged in a 44-pin thin small outline package which is a high reliability and high density surface mount device (SMD). Two types of devices are available. M5M51016BTP(normal lead bend type package), M5M51016BRT (reverse lead bend type package). Using both types of devices, it becomes very easy to design a printed circuit board.

FEATURES


Type name	Access time (max)	Power supply current	
		Active (max)	stand-by (max)
M5M51016BTP,RT-12VL	120ns	12mA (1MHz)	120 μ A (V _{cc} = 3.6V)
M5M51016BTP,RT-12VLL	120ns		24 μ A (V _{cc} = 3.6V) 0.3 μ A (V _{cc} = 3.0V, typ)

- Single +3.0V power supply
- Low stand-by current 0.3 $\bar{E}$ A (typ.)
- Directly TTL compatible : All inputs and outputs
- Easy memory expansion and power down by CS, BC₁ & BC₂
- Data hold on +2V power supply
- Three-state outputs : OR-tie capability
- OE prevents data contention in the I/O bus
- Common data I/O
- Package
M5M51016BTP,RT 44pin 400mil TSOP(II)


APPLICATION

Small capacity memory units

PIN CONFIGURATION (TOP VIEW)



Outline 44P3W - H (400mil TSOP Normal Bend)



Outline 44P3W - J (400mil TSOP Reverse Bend)

NC : NO CONNECTION

9 Jul, 1997
MITSUBISHI LSIs

M5M51016BTP,RT-12VL-I, -12VLL-I

1048576-BIT(65536-WORD BY 16-BIT)CMOS STATIC RAM

FUNCTION

The operation mode of the M5M51016B series are determined by a combination of the device control inputs $\overline{BC_1}$, $\overline{BC_2}$, CS, $\overline{W}$ and $\overline{OE}$. Each mode is summarized in the function table.

A write cycle is executed whenever the low level $\overline{W}$ overlaps with the low level $\overline{BC_1}$ and/or $\overline{BC_2}$ and the high level CS. The address must be set up before the write cycle and must be stable during the entire cycle.

The data is latched into a cell on the trailing edge of $\overline{W}$, $\overline{BC_1}$, $\overline{BC_2}$ or CS, whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input $\overline{OE}$ directly controls the output stage. Setting the $\overline{OE}$ at a high level, the output stage is in a high-impedance state, and the databus contention problem in the write cycle is eliminated.

A read cycle is executed by setting $\overline{W}$ at a high level and $\overline{OE}$ at a low level while $\overline{BC_1}$ and/or $\overline{BC_2}$ and CS are in an active state. ($\overline{BC_1}$ and/or $\overline{BC_2} = L$, CS = H)

When setting $\overline{BC_1}$ at a high level and the other pins are in an active state, upper-Byte are in a selectable mode in which both reading and writing are enabled, and lower-Byte are in a non-selectable mode. And when setting $\overline{BC_2}$ at a high level and the other pins are in an active state, lower-Byte are in a selectable mode and upper-Byte are in a non-selectable mode.


When setting $\overline{BC_1}$ and $\overline{BC_2}$ at a high level or CS at a low level, the chips are in a non-selectable mode in which both reading and writing are disabled.

In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by $\overline{BC_1}$, $\overline{BC_2}$ and CS. The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , and the memory data can be held at +2V power supply, enabling battery back-up operation during powerfailure or power-down operation in the non-selected mode.

CS	$\overline{BC_1}$	$\overline{BC_2}$	$\overline{W}$	$\overline{OE}$	Mode	DQ1~8	DQ9~16	I _{CC}
L	X	X	X	X	Non selection	High-Z	High-Z	Stand-by
X	H	H	X	X	Non selection	High-Z	High-Z	Stand-by
H	H	L	L	X	Upper-Byte Write	High-Z	Din	Active
H	H	L	H	L	Upper-Byte Read	High-Z	Dout	Active
H	H	L	H	H	—	High-Z	High-Z	Active
H	L	H	L	X	Lower-Byte Write	Din	High-Z	Active
H	L	H	H	L	Lower-Byte Read	Dout	High-Z	Active
H	L	H	H	H	—	High-Z	High-Z	Active
H	L	L	L	X	Word Write	Din	Din	Active
H	L	L	H	L	Word Read	Dout	Dout	Active
H	L	L	H	H	—	High-Z	High-Z	Active

(High-Z=High-impedance)

BLOCK DIAGRAM



9 Jul, 1997
MITSUBISHI LSIs

M5M51016BTP,RT-12VL-I, -12VLL-I

1048576-BIT(65536-WORD BY 16-BIT)CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage	With respect to GND	- 0.3 ~ 4.6	V
V _i	Input voltage		- 0.3* ~ V _{cc} + 0.3	V
V _o	Output voltage		0 ~ V _{cc}	V
P _d	Power dissipation	T _a =25 °C	1	W
T _{opr}	Operating temperature		- 40 ~ 85	°C
T _{stg}	Storage temperature		- 65 ~ 150	°C

* -3.0V in case of AC (Pulse width ≤ 50ns)

DC ELECTRICAL CHARACTERISTICS (T_a=- 40 ~ 85 °C , V_{cc}=2.7V ~ 3.6V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2.0		V _{cc} +0.3V	V
V _{IL}	Low-level input voltage		- 0.3*		0.6	V
V _{OH1}	High-level output voltage 1	I _{OH} = -1mA	2.4			V
V _{OH2}	High-level output voltage 2	I _{OH} = - 0.1mA	V _{cc} -0.5V			V
V _{OL}	Low-level output voltage	I _{OL} = 2mA			0.4	V
I _I	Input current	V _i = 0 ~ V _{cc}			±1	μA
I _o	Output current in off-state	$\overline{BC}_1$ and $\overline{BC}_2$ = V _{IH} or CS = V _{IL} or OE = V _{IH} , V _{I/O} = 0 ~ V _{cc}			±1	μA
I _{CC1W}	Word operation (16bit) Active supply current (AC, TTL level)	$\overline{BC}_1$ and $\overline{BC}_2$ = V _{IL} , CS = V _{IH} other inputs = V _{IH} or V _{IL} Output-open(duty 100%)	Min cycle	27	50	mA
I _{CC2W}			1MHz	5	12	mA
I _{CC1B}	Byte operation (8bit) Active supply current (AC, TTL level)	($\overline{BC}_1$ = V _{IH} and $\overline{BC}_2$ = V _{IL}) or ($\overline{BC}_1$ = V _{IL} and $\overline{BC}_2$ = V _{IH}), CS = V _{IH} other inputs = V _{IH} or V _{IL} Output-open(duty 100%)	Min cycle	20	30	mA
I _{CC2B}			1MHz	3	10	mA
I _{CC3}	Stand-by current	1) CS ≤ 0.2V, other inputs = 0~V _{cc} 2) $\overline{BC}_1, \overline{BC}_2$ ≥ V _{cc} - 0.2V, CS ≥ V _{cc} - 0.2V other inputs = 0~V _{cc}	-VL		120	μA
			-VLL		24	μA
I _{CC4}	Stand-by current	$\overline{BC}_1$ and $\overline{BC}_2$ = V _{IH} or CS = V _{IL} , other inputs = 0~V _{cc}			1	mA

* -3.0V in case of AC (Pulse width ≤ 30ns)

CAPACITANCE (T_a=- 40 ~ 85 °C , V_{cc}=2.7V ~ 3.6V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _i	Input capacitance (except $\overline{BC}_1, \overline{BC}_2$)	V _i =GND, V _i =25mVrms, f=1MHz			6	pF
C _{IBC}	Input capacitance ($\overline{BC}_1, \overline{BC}_2$)	V _i =GND, V _i =25mVrms, f=1MHz			9	pF
C _o	Output capacitance	V _o =GND, V _o =25mVrms, f=1MHz			8	pF

Note 1: Direction for current flowing into an IC is positive (no mark).

2: Typical value is V_{cc} = 3.3V, T_a = 25 °C

AC ELECTRICAL CHARACTERISTICS (Ta = - 40 ~ 85°C , Vcc = 2.7V~ 3.6V, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse level $V_{IH} = 2.2V$, $V_{IL} = 0.4V$

Input rise and fall time 5ns

Reference level $V_{OH} = 1.5V$, $V_{OL} = 1.5V$

Output loads Fig.1, $C_L = 30pF$

$C_L = 5pF$ (for t_{en} , t_{dis})

Transition is measured $\pm 500mV$ from steady
state voltage. (for t_{en} , t_{dis})




Fig.1 Output load

(2) READ CYCLE


Symbol	Parameter	Limits			Unit
		M5M51016B -12VL,-12VLL			
		Min	Typ	Max	
tCR	Read cycle time	120			ns
tA(A)	Address access time			120	ns
tA(BC1)	Byte control 1 access time			120	ns
tA(BC2)	Byte control 2 access time			120	ns
tA(CS)	Chip select access time			120	ns
tA(OE)	Output enable access time			60	ns
tDis(BC1)	Output disable time after BC1 high			40	ns
tDis(BC2)	Output disable time after BC2 high			40	ns
tDis(CS)	Output disable time after CS low			40	ns
tDis(OE)	Output disable time after OE high			40	ns
tEn(BC1)	Output enable time after BC1 low	10			ns
tEn(BC2)	Output enable time after BC2 low	10			ns
tEn(CS)	Output enable time after CS high	10			ns
tEn(OE)	Output enable time after OE low	5			ns
tV(A)	Data valid time after address	10			ns

(3) WRITE CYCLE


Symbol	Parameter	Limits			Unit
		M5M51016B -12VL,-12VLL			
		Min	Typ	Max	
tCW	Write cycle time	120			ns
tw(W)	Write pulse width	85			ns
tsu(A)	Address set up time	0			ns
tsu(A-WH)	Address set up time with respect to $\overline{W}$	100			ns
tsu(BC1)	Byte control 1 setup time	100			ns
tsu(BC2)	Byte control 2 setup time	100			ns
tsu(CS)	Chip select set up time	100			ns
tsu(D)	Data set up time	45			ns
th(D)	Data hold time	0			ns
trec(W)	Write recovery time	0			ns
tdis(W)	Output disable time from $\overline{W}$ low			40	ns
tdis(OE)	Output disable time from OE high			40	ns
ten(W)	Output enable time from $\overline{W}$ high	5			ns
ten(OE)	Output enable time from OE low	5			ns

(4) TIMING DIAGRAMS


Read cycle




Write cycle ($\overline{W}$ control mode)



Write cycle ($\overline{BC}$ control mode)



Write cycle ($\overline{CS}$ control mode)



Note 3: Hatching indicates the state is "don't care".

4: Writing is executed while $\overline{CS}$ high overlaps $\overline{BC}_1$ and/or $\overline{BC}_2$ low and $\overline{W}$ low.

5: When the falling edge of $\overline{W}$ is simultaneously or prior to the falling edge of $\overline{BC}_1$ and/or $\overline{BC}_2$ or rising edge of $\overline{CS}$, the outputs are maintained in the high impedance state.

6: Don't apply inverted phase signal externally when DQ pin is output mode.

9 Jul, 1997
MITSUBISHI LSIs
M5M51016BTP,RT-12VL-I,
-12VLL-I

1048576-BIT(65536-WORD BY 16-BIT)CMOS STATIC RAM

POWER DOWN CHARACTERISTICS

(1) ELECTRICAL CHARACTERISTICS ($T_a = -40 \sim 85^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage		2			V
$V_I(BC)$	Byte control input $\overline{BC}_1$ & $\overline{BC}_2$		2.0			V
$V_I(CS)$	Chip select input CS	$2.7V \leq V_{CC(PD)}$			0.6	V
		$V_{CC(PD)} < 2.7V$			0.2	
$I_{CC(PD)}$	Power down supply current	$V_{CC} = 3V$ 1) $CS \leq 0.2V$ other inputs = $0 \sim 3V$	-VL		100	μA
		2) $\overline{BC}_1$ & $\overline{BC}_2 \geq V_{CC} - 0.2V$, $CS \geq V_{CC} - 0.2V$, other inputs = $0 \sim 3V$	-VLL	0.3	20 (Note 7)	


Note7. $I_{CC(PD)} = 1\mu A$ in case of $T_a = 25^\circ\text{C}$

(2) TIMING REQUIREMENTS ($T_a = -40 \sim 85^\circ\text{C}$, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power down set up time		0			ns
$t_{rec(PD)}$	Power down recovery time		5			ms

(3) POWER DOWN CHARACTERISTICS

$\overline{BC}$ control mode



CS control mode



Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com