

PIC18CXX2

High-Performance Microcontrollers with 10-Bit A/D

High Performance RISC CPU:

- C-compiler optimized architecture/instruction set
 Source code compatible with the PIC16CXX instruction set
- ★ Linear program memory addressing to 2M bytes
- ★ Linear data memory addressing to 4K bytes


	On-Chip Pr	On-Chip	
Device	EPROM (bytes)	# Single Word Instructions	RAM (bytes)
PIC18C242	16K	8192	512
PIC18C252	32K	16384	1536
PIC18C442	16K	8192	512
PIC18C452	32K	16384	1536

- ★ Up to 10 MIPs operation:
 - DC 40 MHz osc./clock input
 - 4 MHz 10 MHz osc./clock input with PLL active
 - 16-bit wide instructions, 8-bit wide data path
 - Priority levels for interrupts
- ★ 8 x 8 Single Cycle Hardware Multiplier

Peripheral Features:

- High current sink/source 25 mA/25 mA
- Three external interrupt pins
- **Timer0** module: 8-bit/16-bit timer/counter with 8-bit programmable prescaler
- Timer1 module: 16-bit timer/counter
- **Timer2** module: 8-bit timer/counter with 8-bit period register (time-base for PWM)
- *** Timer3** module: 16-bit timer/counter
 - · Secondary oscillator clock option Timer1/Timer3
 - Two Capture/Compare/PWM (CCP) modules. CCP pins that can be configured as:
 - Capture input: capture is 16-bit, max. resolution 6.25 ns (Tcy/16)
 - Compare is 16-bit, max. resolution 100 ns (TCY)
 - PWM output: PWM resolution is 1- to 10-bit. Max. PWM freq. @:8-bit resolution = 156 kHz 10-bit resolution = 39 kHz
 - Master Synchronous Serial Port (MSSP) module. Two modes of operation:
 - 3-wire SPI™ (supports all 4 SPI modes)
 - I²C[™] master and slave mode
 - Addressable USART module:
 - Supports interrupt on Address bit
 - Parallel Slave Port (PSP) module

Pin Diagrams



Analog Features:

- **10-bit Analog-to-Digital Converter** module (A/D) with:
 - Fast sampling rate
 - Conversion available during sleep
 - DNL = ± 1 LSb, INL = ± 1 LSb
- Programmable Low-Voltage Detection (LVD)
 module
 - Supports interrupt on low voltage detection
- Programmable Brown-out Reset (BOR)

Special Microcontroller Features:


- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- Power saving SLEEP mode
- Selectable oscillator options including:
 - 4X Phase Lock Loop (of primary oscillator)
 - Secondary Oscillator (32 kHz) clock input
- In-Circuit Serial Programming (ICSP™) via two pins

CMOS Technology:

- · Low-power, high-speed EPROM technology
- Fully static design
- Wide operating voltage range (2.5V to 5.5V)
- Industrial and Extended temperature ranges
- Low-power consumption

) modules. CCP

Pin Diagrams






Table of Contents

1.0	Device C	Dverview	5							
2.0	Oscillato	r Configurations	15							
3.0	Reset	-	23							
4.0	Memory	Organization	33							
5.0	Table Reads/Table Writes									
6.0	8 X 8 Ha	8 X 8 Hardware Multiplier								
7.0	Interrupt	s	65							
8.0	I/O Ports	·	77							
9.0	Timer0 N	1odule	93							
10.0	Timer1 M	1odule	97							
11.0	Timer2 M	1odule	. 102							
12.0		Aodule								
13.0		Compare/PWM (CCP) Modules								
14.0		Synchronous Serial Port (MSSP) Module								
15.0										
16.0										
17.0		age Detect								
18.0		Features of the CPU								
19.0		on Set Summary								
20.0		ment Support								
21.0		I Characteristics								
22.0		AC Characteristics Graphs and Tables								
	0	ng Information								
	ndix A:	Revision History								
	ndix B:	Device Differences								
	ndix C:	Conversion Considerations								
	ndix D:	Migration from Baseline to Enhanced Devices								
	endix E: Migration from Midrange to Enhanced Devices									
	endix F: Migration from High-end to Enhanced Devices									
	lex									
	n-Line Support									
		nse								
PIC1	IC18CXX2 Product Identification System									

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following four devices:


- 1. PIC18C242
- 2. PIC18C252
- 3. PIC18C442
- 4. PIC18C452

These devices come in 28 and 40-pin packages. The 28-pin devices do not have a Parallel Slave Port (PSP) implemented and the number of Analog-to-Digital (A/D) converter input channels is reduced to 5. An overview of features is shown in Table 1-1.

The following two figures are device block diagrams sorted by pin count; 28-pin for Figure 1-1 and 40-pin for Figure 1-2. The 28-pin and 40-pin pinouts are listed in Table 1-2 and Table 1-3 respectively.

Features PIC18C242 PIC18C252 **PIC18C442** PIC18C452 DC - 40 MHz **Operating Frequency** DC - 40 MHz DC - 40 MHz DC - 40 MHz Program Memory (Bytes) 16K 32K 16K 32K Program Memory (Instructions) 8192 16384 8192 16384 Data Memory (Bytes) 1536 1536 512 512 16 16 17 17 Interrupt sources I/O Ports Ports A, B, C Ports A, B, C Ports A, B, C, D, E Ports A, B, C, D, E Timers 4 4 4 4 Capture/Compare/PWM modules 2 2 2 2 MSSP. MSSP. MSSP. MSSP. Serial Communications Addressable Addressable Addressable Addressable USART USART USART USART Parallel Communications PSP PSP 10-bit Analog-to-Digital Module 5 input channels 5 input channels 8 input channels 8 input channels Resets (and Delays) POR, BOR, POR, BOR, POR, BOR, POR, BOR, Reset Instruction. Reset Instruction. Reset Instruction. Reset Instruction. Stack Full. Stack Full, Stack Full. Stack Full. Stack Underflow Stack Underflow Stack Underflow Stack Underflow (PWRT, OST) (PWRT, OST) (PWRT, OST) (PWRT, OST) Programmable Low Voltage Detect Yes Yes Yes Yes Programmable Brown-out Reset Yes Yes Yes Yes 75 Instructions 75 Instructions Instruction Set 75 Instructions 75 Instructions 28-pin DIP 28-pin DIP 40-pin DIP 40-pin DIP Packages 28-pin SOIC 28-pin SOIC 40-pin PLCC 40-pin PLCC 28-pin JW 28-pin JW 40-pin TQFP 40-pin TQFP 40-pin JW 40-pin JW

TABLE 1-1: DEVICE FEATURES






FIGURE 1-2: PIC18C4X2 BLOCK DIAGRAM

TABLE 1-2: PIC18C2X2 PINOUT I/O DESCRIPTIONS

Dia Nama	Pin Number		Pin Buffer				
Pin Name DIP SOIC Type MCL R/V/PP 1 1 1		Туре	Description				
MCLR/Vpp	1	1					
MCLR			I	ST	Master clear (reset) input. This pin is an active low reset		
)/			-		to the device.		
VPP			Р		Programming voltage input.		
NC				—	These pins should be left unconnected.		
OSC1/CLKI OSC1	9	9	I	ST	Oscillator crystal input or external clock source input.		
				-	ST buffer when configured in RC mode. CMOS otherwise.		
CLKI			Ι	CMOS	External clock source input. Always associated with		
					pin function OSC1. (See related OSC1/CLKIN,		
					OSC2/CLKOUT pins).		
OSC2/CLKO/RA6	10	10					
OSC2			0	_	Oscillator crystal output. Connects to crystal or		
CLKO			0		resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4		
OLNO			0		the frequency of OSC1, and denotes the instruction		
					cycle rate.		
RA6			I/O	TTL	General Purpose I/O pin.		
					PORTA is a bi-directional I/O port.		
RA0/AN0	2	2					
RA0			I/O	TTL	Digital I/O.		
AN0			I	Analog	Analog input 0.		
RA1/AN1	3	3					
RA1			I/O	TTL	Digital I/O.		
AN1			I	Analog	Analog input 1.		
RA2/AN2/VREF-	4	4		TT 1			
RA2 AN2			I/O	TTL	Digital I/O.		
VREF-				Analog Analog	Analog input 2. A/D Reference Voltage (Low) input.		
RA3/AN3/VREF+	5	5		/ indiog	The Reference Voltage (Low) input.		
RA3	5	5	I/O	TTL	Digital I/O.		
AN3			., C	Analog	Analog input 3.		
Vref+			I	Analog	A/D Reference Voltage (High) input.		
RA4/T0CKI	6	6		-			
RA4			I/O	ST/OD	Digital I/O. Open drain when configured as output.		
T0CKI			I	ST	Timer0 external clock input.		
RA5/AN4/SS/LVDIN	7	7					
RA5			I/O	TTL	Digital I/O.		
AN4			I	Analog	Analog input 4.		
SS				ST	SPI Slave Select input.		
LVDIN			I	Analog	Low Voltage Detect Input.		
RA6					See the OSC2/CLKO/RA6 pin.		
Legend: TTL = TTL					CMOS = CMOS compatible input or output		
ST = Schmi I = Input	n ngg			vida ievels	O = Output		
P = Power					O = Output OD = Open Drain (no P diode to VDD)		

Pin Name	Pin Number		Pin	Buffer	
	DIP	SOIC	Туре	Туре	Description
					PORTB is a bi-directional I/O port. PORTB can be software
					programmed for internal weak pull-ups on all inputs.
RB0/INT0	21	21			
RB0			I/O	TTL	Digital I/O.
INT0			I	ST	External Interrupt 0.
RB1/INT1	22	22			
RB1			I/O	TTL	
INT1			I	ST	External Interrupt 1.
RB2/INT2	23	23			
RB2			I/O	TTL	Digital I/O.
INT2			I	ST	External Interrupt 2.
RB3/CCP2	24	24			
RB3			I/O	TTL	Digital I/O.
CCP2			I/O	ST	Capture2 input, Compare2 output, PWM2 output.
RB4	25	25	I/O	TTL	Digital I/O.
					Interrupt on change pin.
RB5	26	26	I/O	TTL	Digital I/O.
					Interrupt on change pin.
RB6	27	27	I/O	TTL	Digital I/O.
					Interrupt on change pin.
			Ι	ST	ICSP programming clock.
RB7	28	28	I/O	TTL	Digital I/O.
					Interrupt on change pin.
			I/O	ST	ICSP programming data.
Legend: TTL = TTL	compat	ihle innı	ıt		CMOS = CMOS compatible input or output

PIC18C2X2 PINOUT I/O DESCRIPTIONS (Cont.'d) **TABLE 1-2:**

Legend: IIL = IIL compatible input ST = Schmitt Trigger input with CMOS levels

I = Input

P = Power

CMOS = CMOS compatible input or output

O = Output

PIC18C2X2 PINOUT I/O DESCRIPTIONS (Cont.'d) **TABLE 1-2:**

Din Nome	Pin Number		Pin	Buffer				
Pin Name	DIP	SOIC	Туре	Туре	Description			
					PORTC is a bi-directional I/O port.			
RC0/T1OSO/T1CKI	11	11						
RC0			I/O	ST	Digital I/O.			
T1OSO			0	_	Timer1 oscillator output.			
T1CKI			1	ST	Timer1/Timer3 external clock input.			
RC1/T1OSI/CCP2	12	12						
RC1			I/O	ST	Digital I/O.			
T1OSI			I.	CMOS	Timer1 oscillator input.			
CCP2			I/O	ST	Capture2 input, Compare2 output, PWM2 output.			
RC2/CCP1	13	13						
RC2	-	-	I/O	ST	Digital I/O.			
CCP1			I/O	ST	Capture1 input/Compare1 output/PWM1 output.			
RC3/SCK/SCL	14	14						
RC3	•••		I/O	ST	Digital I/O.			
SCK			I/O	ST	Synchronous serial clock input/output for SPI mode.			
SCL			I/O	ST	Synchronous serial clock input/output for I ² C mode			
RC4/SDI/SDA	15	15		•				
RC4	10	10	I/O	ST	Digital I/O.			
SDI			1	ST	SPI Data In.			
SDA			ı/O	ST	l ² C Data I/O.			
RC5/SDO	16	16		•				
RC5	10	10	I/O	ST	Digital I/O.			
SDO			0	_	SPI Data Out.			
RC6/TX/CK	17	17	Ŭ					
RC6	17	17	I/O	ST	Digital I/O.			
TX			0	51	USART Asynchronous Transmit.			
CK			1/O	ST	USART Synchronous Clock.			
ON			1/0	51	(See related RX/DT)			
RC7/RX/DT	18	18						
RC7/RX/D1 RC7	10	10	I/O	ST	Digital I/O.			
RX			1/0	ST	USART Asynchronous Receive.			
DT			I/O	ST	USART Asynchronous Data.			
			"0	51	(See related TX/CK)			
Vss	8, 19	8, 19	Р		Ground reference for logic and I/O pins.			
			-	_				
Vdd	20	20 ible inpu	Р		Positive supply for logic and I/O pins. CMOS = CMOS compatible input or output			

Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels

O = Output

I = Input P = Power

	Pi	in Numł	ber	Pin Buffer				
Pin Name	DIP	PLCC	TQFP	Туре	Туре	Description		
MCLR/Vpp	1	2	18					
MCLR				Ι	ST	Master clear (reset) input. This pin is an active		
) (==				D		low reset to the device.		
VPP				Р		Programming voltage input.		
NC					_	These pins should be left unconnected.		
OSC1/CLKI OSC1	13	14	30	I	ST	Oscillator crystal input or external clock source input. ST buffer when configured in RC mode. CMOS otherwise.		
CLKI				Ι	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKIN, OSC2/CLKOUT pins).		
OSC2/CLKO/RA6	14	15	31					
OSC2				0	—	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode.		
CLKO				0	—	In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and		
RA6				I/O	TTL	denotes the instruction cycle rate. General Purpose I/O pin.		
				1/0	116	PORTA is a bi-directional I/O port.		
	2	3	10					
RA0/AN0 RA0	2	3	19	I/O	TTL	Digital I/O.		
ANO				",C	Analog	Analog input 0.		
RA1/AN1	3	4	20					
RA1	-		_	I/O	TTL	Digital I/O.		
AN1				Ι	Analog	Analog input 1.		
RA2/AN2/VREF-	4	5	21					
RA2				I/O	TTL	Digital I/O.		
AN2					Analog	Analog input 2.		
Vref-				I	Analog	A/D Reference Voltage (Low) input.		
RA3/AN3/VREF+	5	6	22	1/0				
RA3				I/O	TTL	Digital I/O.		
AN3 Vref+				I	Analog Analog	Analog input 3. A/D Reference Voltage (High) input.		
RA4/T0CKI	6	7	23	1	Analog	Arb Reference voltage (ringir) input.		
RA4/TOCKI RA4	6		23	I/O	ST/OD	Digital I/O. Open drain when configured as output		
TOCKI				1/0	ST	Timer0 external clock input.		
RA5/AN4/SS/LVDIN	7	8	24	•	0,			
RA5	,	Ŭ		I/O	TTL	Digital I/O.		
AN4				., C	Analog	Analog input 4.		
SS				Ì	ST	SPI Slave Select input.		
LVDIN				I	Analog	Low Voltage Detect Input.		
RA6						See the OSC2/CLKO/RA6 pin.		
Legend: TTL = TTL	compat	ible inpu	ıt		CMOS	S = CMOS compatible input or output		
ST = Schmi				IOS lev				
I = Input O = Output								

TABLE 1-3:	PIC18C4X2 PINOUT I/O DESCRIPTIONS
IADLE I-J.	

I = Input P = Power

O = OutputOD = Open Drain (no P diode to VDD)

Pin Name	Pin Number		Pin	Buffer		
Fin Name	DIP	PLCC	TQFP	Туре Туре		Description
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0 RB0 INT0	33	36	8	I/O I	TTL ST	Digital I/O. External Interrupt 0.
RB1/INT1 RB1 INT1	34	37	9	I/O I	TTL ST	External Interrupt 1.
RB2/INT2 RB2 INT2	35	38	10	I/O I	TTL ST	Digital I/O. External Interrupt 2.
RB3/CCP2 RB3 CCP2	36	39	11	I/O I/O	TTL ST	Digital I/O. Capture2 input, Compare2 output, PWM2 output.
RB4	37	41	14	I/O	TTL	Digital I/O. Interrupt on change pin.
RB5	38	42	15	I/O	TTL	Digital I/O. Interrupt on change pin.
RB6	39	43	16	I/O	TTL	Digital I/O. Interrupt on change pin.
RB7	40	44	17	I I/O	ST TTL	ICSP programming clock. Digital I/O. Interrupt on change pin.
				I/O	ST	ICSP programming data.

TABLE 1-3: PIC18C4X2 PINOUT I/O DESCRIPTIONS (Cont.'d)

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

I = Input

P = Power

O = Output

	Pin Number			Pin	Buffer	
Pin Name	DIP	PLCC	TQFP	Туре	Туре	Description
						PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI RC0 T1OSO	15	16	32	I/O O	ST —	Digital I/O. Timer1 oscillator output.
T1CKI				Ι	ST	Timer1/Timer3 external clock input.
RC1/T1OSI/CCP2 RC1 T1OSI CCP2	16	18	35	I/O I I/O	ST CMOS ST	Digital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output.
RC2/CCP1 RC2 CCP1	17	19	36	I/O I/O	ST ST	Digital I/O. Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL RC3 SCK	18	20	37	I/O I/O	ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode.
SCL				I/O	ST	Synchronous serial clock input/output for I ² C mode.
RC4/SDI/SDA RC4 SDI SDA	23	25	42	I/O I I/O	ST ST ST	Digital I/O. SPI Data In. I ² C Data I/O.
RC5/SDO RC5 SDO	24	26	43	I/O O	ST —	Digital I/O. SPI Data Out.
RC6/TX/CK RC6 TX CK	25	27	44	I/O O I/O	ST — ST	Digital I/O. USART Asynchronous Transmit. USART Synchronous Clock. (See related RX/DT)
RC7/RX/DT RC7 RX DT	26	29	1	I/O I I/O	ST ST ST	Digital I/O. USART Asynchronous Receive. USART Synchronous Data. (See related TX/CK)

Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input

P = Power

CMOS = CMOS compatible input or output

O = Output

TABLE 1-3:	PIC18C4X2 PINOUT I/O DESCRIPTIONS	(Cont.'d)
------------	-----------------------------------	-----------

RD0/PSP0192138I/OST TTLDigital I/O. Parallel Slave Port Data.RD1/PSP1202239I/OST TTLDigital I/O. Parallel Slave Port Data.RD2/PSP2212340I/OST TTLDigital I/O. Parallel Slave Port Data.RD3/PSP3222441I/OST TTLDigital I/O. Parallel Slave Port Data.RD4/PSP427302I/OST ST Digital I/O. TTLDigital I/O. Parallel Slave Port Data.RD5/PSP528313I/OST ST Digital I/O. TTLParallel Slave Port Data.RD6/PSP629324I/OST ST Digital I/O. TTL Parallel Slave Port Data.RD6/PSP730335I/OST ST Digital I/O. TTL Parallel Slave Port Data.RD6/PSP629324I/OST ST TTL Parallel Slave Port Data.RD7/PSP730335I/OST ST TTL Parallel Slave Port Data.RE0/RD/AN5 RD8925I/OST ST TTL Parallel Slave Port Data.RE1/WR/AN6 WR91026I/OST ST TTL Parallel Slave Port Data.AN5 RE1/WR/AN691026I/OST ST TTL Parallel Slave Port Data.AN6 RE2/CS/AN7 AN6101127I/OST TTL Analog input 5.AN6 RE2/CS/AN7 AN6101127I/O Analog i	Din Nama	Pi	Pin Number			Buffer	
RD0/PSP0192138I/OST TTLParallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when PSP module is enabled.RD0/PSP0192138I/OST TTLDigital I/O. Parallel Slave Port Data.RD1/PSP1202239I/OSTDigital I/O. Parallel Slave Port Data.RD2/PSP2212340I/OSTDigital I/O. Parallel Slave Port Data.RD3/PSP3222441I/OSTDigital I/O. TTLRD4/PSP427302I/OSTDigital I/O. TTLRD5/PSP528313I/OSTDigital I/O. TTLRD6/PSP629324I/OSTDigital I/O. TTLRD6/PSP730335I/OSTDigital I/O. TTLRD6/PSP629324I/OSTDigital I/O. TTLRD7/PSP730335I/OSTDigital I/O. TTLRE0/RD7AN58925I/OSTDigital I/O. TTLRE1/WR7/NN691026I/OSTDigital I/O. TTLAN5RE2/CS/AN/T101127I/OSTDigital I/O. TTLRE2/CS/AN/T101127I/OSTDigital I/O. TTLAN6RE2/CS/AN/T101127I/OAN6N7N7N7AnalogAnalog inp	Pin Name	DIP	PLCC	TQFP	Туре	Туре	Description
RD1/PSP1202239I/OST TLParallel Slave Port Data.RD2/PSP2212340I/OST TLDigital I/O. Parallel Slave Port Data.RD3/PSP3222441I/OST TLDigital I/O. Parallel Slave Port Data.RD4/PSP427302I/OST TLDigital I/O. Parallel Slave Port Data.RD5/PSP528313I/OST TLDigital I/O. Parallel Slave Port Data.RD6/PSP629324I/OST TLDigital I/O. Parallel Slave Port Data.RD6/PSP629324I/OST TLDigital I/O. Parallel Slave Port Data.RD6/PSP730335I/OST TLDigital I/O. Parallel Slave Port Data.RE0/RD/AN5 RE0 RD8925I/OST TLDigital I/O. Parallel Slave Port Data.AN5 RE1/WR/AN6 RE2/CS/AN791026I/OST TTLDigital I/O. Parallel Slave Port. (See GS and RD pins)AN6 RE2/CS/AN7101127I/O AnalogST AnalogDigital I/O. Marite control for parallel slave port. (See CS and RD pins)AN6 RE2/CS/AN7101127I/O AnalogST AnalogDigital I/O. C CST TTLAN6 RE2/CS/AN7101127I/O AnalogST AnalogDigital I/O. Analog input 6.KEX RE2/CS/AN7101127I/O Analog </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Parallel Slave Port (PSP) for interfacing to a micropro- cessor port. These pins have TTL input buffers when</td>							Parallel Slave Port (PSP) for interfacing to a micropro- cessor port. These pins have TTL input buffers when
RDJ/PSP2212340I/OTTLParallel Slave Port Data.RD3/PSP3222441I/OSTDigital I/O. Parallel Slave Port Data.RD4/PSP427302I/OSTDigital I/O. TTLRD5/PSP528313I/OSTDigital I/O. TTLRD6/PSP629324I/OSTDigital I/O. 	RD0/PSP0	19	21	38	I/O		•
RD2/PSP2212340I/OST TTLDigital I/O. Parallel Slave Port Data.RD3/PSP3222441I/OST TTLDigital I/O. Parallel Slave Port Data.RD4/PSP427302I/OST TTLDigital I/O. Parallel Slave Port Data.RD5/PSP528313I/OST TTLDigital I/O. Parallel Slave Port Data.RD6/PSP629324I/OST TTLDigital I/O. Parallel Slave Port Data.RD6/PSP730335I/OST TTLDigital I/O. Parallel Slave Port Data.RE0/RD/AN58925I/OST TTLDigital I/O. Parallel Slave Port Data.RE0/RD/AN58925I/OST TTLDigital I/O. Parallel Slave Port Data.RE1/WR/AN691026I/OST TTLDigital I/O. Read control for parallel slave port. (See also WR and CS pins) Analog input 5.AN591026I/OST TTLDigital I/O. Write control for parallel slave port. (See CS and RD pins) Analog input 6.AN61127I/O AnalogST Analog Analog input 6.RE2/CS/AN7101127I/O AnalogST Analog input 7.VSS12,3113,346,29P— Ground reference for logic and I/O pins.	RD1/PSP1	20	22	39	I/O		
RD4/PSP427302I/OST ST TTLParallel Slave Port Data.RD5/PSP528313I/OSTDigital I/O. TTLParallel Slave Port Data.RD6/PSP629324I/OSTDigital I/O. TTLParallel Slave Port Data.RD6/PSP629324I/OSTDigital I/O. TTLParallel Slave Port Data.RD7/PSP730335I/OSTDigital I/O. TTLParallel Slave Port Data.RE0/RD/AN58925I/OSTDigital I/O. TTLParallel Slave Port Data.RE0/RD/AN58925I/OSTDigital I/O. TTLPORTE is a bi-directional I/O port.RE1/WR/AN691026I/OSTDigital I/O. RE1/WRRead control for parallel slave port. (See also WR and CS pins) AnalogAnalogAN6891026I/OSTDigital I/O. TTLRE2/CS/AN7101127I/OSTDigital I/O. Chip Select control for parallel slave port. (See related RD and WR) Analog input 7.AN712, 3113, 346, 29P—Ground reference for logic and I/O pins.	RD2/PSP2	21	23	40	I/O		Digital I/O.
RD5/PSP528313I/OST TTLParallel Slave Port Data.RD6/PSP629324I/OST TTLDigital I/O. Parallel Slave Port Data.RD7/PSP730335I/OST TTLDigital I/O. Parallel Slave Port Data.RD7/PSP730335I/OST TTLDigital I/O. Parallel Slave Port Data.RE0/RD/AN5 RD8925I/OST TTLDigital I/O. Parallel Slave Port Data.RE0/RD/AN5 RD8925I/OST TTLDigital I/O. Read control for parallel slave port. (See also WR and CS pins)AN5 RE1/WR/AN691026I/OST TTLDigital I/O. Write control for parallel slave port. (See CS and RD pins)AN6 RE2/CS/AN7 CS101127I/O AnalogST AnalogDigital I/O. Chip Select control for parallel slave port. (See related RD and WR) Analog input 7.AN712, 3113, 346, 29P—Ground reference for logic and I/O pins.	RD3/PSP3	22	24	41	I/O		5
RD5/PSP528313I/OST TTLDigital I/O. Parallel Slave Port Data.RD6/PSP629324I/OST TTLDigital I/O. Parallel Slave Port Data.RD7/PSP730335I/OST TTLDigital I/O. Parallel Slave Port Data.RE0/RD/AN58925I/OST TTLDigital I/O. Parallel Slave Port Data.RE0/RD/AN58925I/OST TTLDigital I/O. Read control for parallel slave port. (See also WR and CS pins)AN591026I/OST TTLDigital I/O. Read control for parallel slave port. (See CS and RD pins)AN691026I/OST TTLDigital I/O. Write control for parallel slave port. (See CS and RD pins)AN6701127I/OST TTLDigital I/O. Chip Select control for parallel slave port. (See related RD and WR) Analog input 7.AN712, 3113, 346, 29P—Ground reference for logic and I/O pins.	RD4/PSP4	27	30	2	I/O	-	
RD6/PSP629324I/OST TTLDigital I/O. Parallel Slave Port Data.RD7/PSP730335I/OST TTLDigital I/O. Parallel Slave Port Data.RE0/RD/AN5 RD8925I/OST TTLDigital I/O. PoRTE is a bi-directional I/O port.RE0/RD RD8925I/OST TTLDigital I/O. Read control for parallel slave port. (See also WR and CS pins)AN5 RE1/WR/AN691026I/OST TTLDigital I/O. RE1 WRAN6 RE2/CS/AN7101127I/O F TTLST TTLDigital I/O. TTLRE2/CS/AN7 CS101127I/O F TTLST TTLDigital I/O. CST TTLRE2/CS/AN7 CS101127I/O F TTLST TTLDigital I/O. TTLRE2/CS/AN7 CS101127I/O F TTLST TTLDigital I/O. CST TTLRE2 CS12, 3113, 346, 29P—Ground reference for logic and I/O pins.	RD5/PSP5	28	31	3	I/O		Digital I/O.
RD7/PSP730335I/OST TTLDigital I/O. Parallel Slave Port Data.RE0/RD/AN5 RE0 RD8925I/OST TTLDigital I/O. RE1 WRPORTE is a bi-directional I/O port.AN5 RE1/WR/AN6 WR91026I/OST TTLDigital I/O. RE1 TTLRead control for parallel slave port. (See also WR and CS pins) Analog input 5.AN6 RE2/CS/AN7 RE2/CS91026I/OST TTLDigital I/O. Write control for parallel slave port. (See CS and RD pins) Analog input 6.AN6 RE2/CS/AN7 AN7101127I/OST TTLDigital I/O. TTLRE2 CS AN7101127I/OST AnalogDigital I/O. Analog Analog input 6.AN712, 3113, 346, 29P—Ground reference for logic and I/O pins.	RD6/PSP6	29	32	4	I/O	-	Digital I/O.
RE0/RD/AN58925I/OPORTE is a bi-directional I/O port.RE0RD3925I/OSTDigital I/O.AN5AN5AnalogAnalogAnalogAnalog input 5.RE1/WR/AN691026I/OSTDigital I/O.RE1WR1026I/OSTDigital I/O.AN6RE2/CS/AN7101127I/OSTDigital I/O.RE2/CS/AN7101127I/OSTDigital I/O.RE2/CSAN712, 3113, 346, 29P—Ground reference for logic and I/O pins.	RD7/PSP7	30	33	5	I/O		Digital I/O.
AN5 RE1/WR/AN691026I/OAnalogAnalog input 5.RE1 WR91026I/OSTDigital I/O. TTLWrite control for parallel slave port. (See CS and RD pins)AN6 RE2/CS/AN7101127I/OAnalogAnalog input 6.RE2/CS/AN7 CS101127I/OSTDigital I/O. TTLAN710, 11, 27101127I/OAN710, 11, 27101127I/ORE2/CSAnalogAnalogAnalog input 6.RE2/CS12, 3113, 346, 29P—Ground reference for logic and I/O pins.P—Ground reference for logic and I/O pins.		8	9	25	I/O	ST	PORTE is a bi-directional I/O port. Digital I/O. Read control for parallel slave port.
AN6 (See CS and RD pins) RE2/CS/AN7 10 11 27 I/O Analog Analog input 6. RE2/CS/AN7 10 11 27 I/O ST Digital I/O. RE2/CS CS Analog NT Digital I/O. Chip Select control for parallel slave port. AN7 AN7 12, 31 13, 34 6, 29 P — Ground reference for logic and I/O pins.	RE1/WR/AN6 RE1	9	10	26	I/O	ST	Analog input 5. Digital I/O.
RE2 CS ST Digital I/O. AN7 AN7 TTL Chip Select control for parallel slave port. (See related RD and WR) AN7 Analog Analog input 7. Vss 12, 31 13, 34 6, 29 P — Ground reference for logic and I/O pins.	AN6	10	11	27	1/0		(See CS and RD pins)
Vss 12, 31 13, 34 6, 29 P — Ground reference for logic and I/O pins.	RE2			21	"0	TTL	Chip Select control for parallel slave port. (See related $\overline{\text{RD}}$ and $\overline{\text{WR}}$)
						Analog	• ·
VDD 11, 32 12, 35 7, 28 P Positive supply for logic and I/O pins.	Vss					—	
Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output	Vdd	,			Р	—	

I I L = TTL compatible input ST = Schmitt Trigger input with CMOS levels

P = Power

O = Output

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

The PIC18CXX2 can be operated in eight different oscillator modes. The user can program three configuration bits (FOSC2, FOSC1, and FOSC0) to select one of these eight modes:

- 1. LP Low Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High Speed Crystal/Resonator
- 4. HS + PLL High Speed Crystal/Resonator with PLL enabled
- 5. RC External Resistor/Capacitor
- 6. RCIO External Resistor/Capacitor with I/O pin enabled
- 7. EC External Clock
- 8. ECIO External Clock with I/O pin enabled

2.2 <u>Crystal Oscillator/Ceramic</u> <u>Resonators</u>

In XT, LP, HS or HS-PLL oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections. An external clock source may also be connected to the OSC1 pin in these modes, as shown in Figure 2-2.

The PIC18CXX2 oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

FIGURE 2-1: CRYSTAL/CERAMIC RESONATOR OPER

RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)




FIGURE 2-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 2-1: CERAMIC RESONATORS

Ranges Tested:											
Mode	Freq	OSC2									
XT	455 kHz	68 - 100 pF	68 - 1 <u>00</u> pF								
	2.0 MHz	15 - 68 pF	15-68 pt								
	4.0 MHz	15 - 68 pF	15 -68 pF√								
HS	8.0 MHz	10 - 68 pF	10,-68 pF								
	16.0 MHz	10-22-pf	∕ 10 - 22 pF								
The	se values are f	or design guidar	nce only. See								
	s at bottom of a										
Resonator	rs Used: 🚺	MU									
455 kHz 🧹	Panasonie EF	Ó-A455K04B	$\pm 0.3\%$								
2.0 MHz	Murata Erie C	SA2.00MG	$\pm 0.5\%$								
4.0-MHZ	4.0 Murata Erie CSA4.00MG ± 0.5%										
8.0 MHz	Murata Erie CSA8.00MT ± 0.5%										
16.0 MHz	Murata Erie CS	SA16.00MX	$\pm 0.5\%$								
All reso	onators used did	d not have built-in	capacitors.								

TABLE 2-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32.0 kHz	33 pF	33 pF
	200 kHz	15 pF	15:0E
XT	200 kHz	47-68 pF	47-68 pF
	1.0 MHz	15 pF	15 pF
	4.0 MHz	15 pt 5	💛 15 pF
HS	4.0 MHz	(1) 15 PF	15 pF
	8.0 MHX	15-33 pF	15-33 pF
	20.0 MHz	2 15-33 pF	15-33 pF
	25,014Hz	TBD	TBD
	values are at bottom of	for design guida ı page.	n ce only. See
	Crys	tals Used	
32.0 kHz	Epson C-00	01R32.768K-A	± 20 PPM
200 kHz	STD XTL 2	00.000KHz	± 20 PPM
1.0 MHz	ECS ECS-	10-13-1	± 50 PPM
4.0 MHz	ECS ECS-4	40-20-1	± 50 PPM
8.0 MHz	EPSON CA	-301 8.000M-C	± 30 PPM
20.0 MHz	EPSON CA	-301 20.000M-C	± 30 PPM

Note 1: Recommended values of C1 and C2 are identical to the ranges tested (Table 2-1).

- 2: Higher capacitance increases the stability of the oscillator, but also increases the startup time.
- 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
- 4: Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.

2.3 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 2-3 shows how the R/C combination is connected.

In the RC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.




FIGURE 2-3: RC OSCILLATOR MODE

The RCIO oscillator mode functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

2.4 External Clock Input

The EC and ECIO oscillator modes require an external clock source to be connected to the OSC1 pin. The feedback device between OSC1 and OSC2 is turned off in these modes to save current. There is no oscillator startup time required after a Power-On-Reset or after a recovery from SLEEP mode.

In the EC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-4 shows the pin connections for the EC oscillator mode.


FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION (EC OSC CONFIGURATION)

Fosc/4

The ECIO oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes Bit 6 of PORTA (RA6). Figure 2-5 shows the pin connections for the ECIO oscillator mode.

OSC2

FIGURE 2-5: EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



2.5 <u>HS/PLL</u>

A Phase Locked Loop circuit is provided as a programmable option for users that want to multiply the frequency of the incoming crystal oscillator signal by 4. For an input clock frequency of 10 MHz, the internal clock frequency will be multiplied to 40 MHz. This is useful for customers who are concerned with EMI due to high frequency crystals.

The PLL can only be enabled when the oscillator configuration bits are programmed for HS mode. If they are programmed for any other mode, the PLL is not enabled and the system clock will come directly from OSC1.

The PLL is one of the modes of the FOSC<2:0> configuration bits. The oscillator mode is specified during device programming.

A PLL lock timer is used to ensure that the PLL has locked before device execution starts. The PLL lock timer has a time-out that is called TPLL.





FIGURE 2-6: PLL BLOCK DIAGRAM

2.6 Oscillator Switching Feature


The PIC18CXX2 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low frequency clock source. For the PIC18CXX2 devices, this alternate clock source is the Timer1 oscillator. If a low-frequency crystal (32 KHz, for example) has been attached to the Timer1 oscillator pins and the Timer1 oscillator has been enabled, the device can switch to a low power execution mode. Figure 2-7 shows a block diagram of the system clock sources. The clock switching feature is enabled by programming the Oscillator Switching Enable (OSCSEN) bit in Configuration Register1H to a '0'. Clock switching is disabled in an erased device. See Section 9 for further details of the Timer1 oscillator. See Section 18.0 for Configuration Register details.



2.6.1 SYSTEM CLOCK SWITCH BIT

The system clock source switching is performed under software control. The system clock switch bit, SCS (OSCCON<0>) controls the clock switching. When the SCS bit is '0', the system clock source comes from the main oscillator that is selected by the FOSC configuration bits in Configuration Register1H. When the SCS bit is set, the system clock source will come from the Timer1 oscillator. The SCS bit is cleared on all forms of reset. Note: The Timer1 oscillator must be enabled to switch the system clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 control register (T1CON). If the Timer1 oscillator is not enabled, then any write to the SCS bit will be ignored (SCS bit forced cleared) and the main oscillator will continue to be the system clock source.

Register 2-1: OSCCON Register



bit 7-1 Unimplemented: Read as '0'

bit 0 SCS: System Clock Switch bit


when OSCSEN configuration bit = '0' and T1OSCEN bit is set: 1 = Switch to Timer1 Oscillator/Clock pin 0 = Use primary Oscillator/Clock input pin when OSCSEN and T1OSCEN are in other states: bit is forced clear

Legend			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.6.2 OSCILLATOR TRANSITIONS


The PIC18CXX2 devices contain circuitry to prevent "glitches" when switching between oscillator sources. Essentially, the circuitry waits for eight rising edges of the clock source that the processor is switching to. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources. A timing diagram indicating the transition from the main oscillator to the Timer1 oscillator is shown in Figure 2-8. The Timer1 oscillator is assumed to be running all the time. After the SCS bit is set, the processor is frozen at the next occurring Q1 cycle. After eight synchronization cycles are counted from the Timer1 oscillator, operation resumes. No additional delays are required after the synchronization cycles.





The sequence of events that takes place when switching from the Timer1 oscillator to the main oscillator will depend on the mode of the main oscillator. In addition to eight clock cycles of the main oscillator, additional delays may take place. If the main oscillator is configured for an external crystal (HS, XT, LP), then the transition will take place after an oscillator startup time (TOST) has occurred. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for HS, XT and LP modes is shown in Figure 2-9.





If the main oscillator is configured for HS-PLL mode, an oscillator startup time (TOST) plus an additional PLL timeout (TPLL) will occur. The PLL timeout is typically 2 ms and allows the PLL to lock to the main oscillator fre-

quency. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for HS-PLL mode is shown in Figure 2-10.





FIGURE 2-10: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (HS WITH PLL)

If the main oscillator is configured in the RC, RCIO, EC or ECIO modes, there is no oscillator startup timeout. Operation will resume after eight cycles of the main oscillator have been counted. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for RC, RCIO, EC and ECIO modes is shown in Figure 2-11.





2.7 <u>Effects of Sleep Mode on the On-chip</u> Oscillator

When the device executes a SLEEP instruction, the onchip clocks and oscillator are turned off and the device is held at the beginning of an instruction cycle (Q1 state). With the oscillator off, the OSC1 and OSC2 signals will stop oscillating. Since all the transistor switching currents have been removed, sleep mode achieves the lowest current consumption of the device (only leakage currents). Enabling any on-chip feature that will operate during sleep will increase the current consumed during sleep. The user can wake from SLEEP through external reset, Watchdog Timer Reset or through an interrupt.

TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

OSC Mode	OSC1 Pin	OSC2 Pin
RC	Floating, external resistor should pull high	At logic low
RCIO	Floating, external resistor should pull high	Configured as Port A, bit 6
ECIO	Floating	Configured as Port A, bit 6
EC	Floating	At logic low
LP, XT, and HS	Feedback inverter disabled, at quies- cent voltage level	Feedback inverter disabled, at quies- cent voltage level

See Table 3-1, in the "Reset" section, for time-outs due to Sleep and MCLR reset.

2.8 Power-up Delays

Power up delays are controlled by two timers, so that no external reset circuitry is required for most applications. The delays ensure that the device is kept in RESET until the device power supply and clock are stable. For additional information on RESET operation, see the "Reset" section.

The first timer is the Power-up Timer (PWRT), which optionally provides a fixed delay of 72 ms (nominal) on power-up only (POR and BOR). The second timer is the Oscillator Start-up Timer OST, intended to keep the chip in RESET until the crystal oscillator is stable.

With the PLL enabled (HS/PLL oscillator mode), the time-out sequence following a power-on reset is different from other oscillator modes. The time-out sequence is as follows: First the PWRT time-out is invoked after a POR time delay has expired. Then the Oscillator Start-up Timer (OST) is invoked. However, this is still not a sufficient amount of time to allow the PLL to lock at high frequencies. The PWRT timer is used to provide an additional fixed 2ms (nominal) time-out to allow the PLL ample time to lock to the incoming clock frequency.

PIC18CXX2

NOTES:

3.0 RESET

The PIC18CXXX differentiates between various kinds of reset:

- a) Power-on Reset (POR)
- b) MCLR reset during normal operation
- c) MCLR reset during SLEEP
- d) Watchdog Timer (WDT) Reset (during normal operation)
- e) Programmable Brown-out Reset (BOR)
- f) Reset Instruction
- g) Stack Full reset
- h) Stack Underflow reset

Most registers are unaffected by a reset. Their status is unknown on POR and unchanged by all other resets. The other registers are forced to a "reset state" on Power-on Reset, MCLR, WDT reset, Brown-out Reset, MCLR reset during SLEEP and by the RESET instruction.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, \overline{RI} , \overline{TO} , \overline{PD} , \overline{POR} and \overline{BOR} , are set or cleared differently in different reset situations, as indicated in Table 3-2. These bits are used in software to determine the nature of the reset. See Table 3-3 for a full description of the reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 3-1.

The Enhanced MCU devices have a $\overline{\text{MCLR}}$ noise filter in the $\overline{\text{MCLR}}$ reset path. The filter will detect and ignore small pulses.

A WDT reset does not drive MCLR pin low.





FIGURE 3-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

3.1 Power-On Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected. To take advantage of the POR circuitry, just tie the $\overline{\text{MCLR}}$ pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A maximum rise time for VDD is specified (parameter D004). For a slow rise time, see Figure 3-2.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met. Brown-out Reset may be used to meet the voltage start-up condition.

FIGURE 3-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - R < 40 kΩ is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.
 - **3:** $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into \overline{MCLR} from external capacitor C in the event of \overline{MCLR}/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

3.2 <u>Power-up Timer (PWRT)</u>

The Power-up Timer provides a fixed nominal time-out (parameter #33) only on power-up from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip-to-chip due to VDD, temperature and process variation. See DC parameter #33 for details.

3.3 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter #32). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

3.4 PLL Lock Timeout

With the PLL enabled, the timeout sequence following a power-on reset is different from other oscillator modes. A portion of the Power-up Timer is used to provide a fixed timeout that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock timeout (TPLL) is typically 2 ms and follows the oscillator startup timeout (OST).

3.5 Brown-Out Reset (BOR)

A configuration bit, BOREN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below parameter D005 for greater than parameter #35, the brown-out situation will reset the chip. A reset may not occur if VDD falls below parameter D005 for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer will then be invoked and will keep the chip in RESET an additional time delay (parameter #33). If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute the additional time delay.

3.6 <u>Time-out Sequence</u>

On power-up, the time-out sequence is as follows: First, PWRT time-out is invoked after the POR time delay has expired. Then, OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 3-3, Figure 3-4, Figure 3-5, Figure 3-6 and Figure 3-7 depict time-out sequences on power-up. Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time-outs will expire. Bringing $\overline{\text{MCLR}}$ high will begin execution immediately (Figure 3-5). This is useful for testing purposes or to synchronize more than one PIC18CXXX device operating in parallel.

Table 3-2 shows the reset conditions for some Special Function Registers, while Table 3-3 shows the reset conditions for all the registers.

TABLE 3-1:	TIME-OUT IN VARIOUS SITUATIONS	

Oscillator	Power-up ⁽²⁾			Wake-up from SLEEP or	
Configuration	PWRTE = 0	PWRTE = 1	Brown-out ⁽²⁾	Oscillator Switch	
HS with PLL enabled (1)	72 ms + 1024Tosc + 2ms	1024Tosc + 2 ms	72 ms + 1024Tosc + 2ms	1024Tosc + 2 ms	
HS, XT, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024Tosc	
EC	72 ms	—	72 ms	_	
External RC	72 ms		72 ms		

Note 1: 2 ms = Nominal time required for the 4x PLL to lock.

2: 72 ms is the nominal power-up timer delay

Register 3-1: RCON Register Bits and Positions

R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
IPEN	LWRT	—	RI	TO	PD	POR	BOR
bit 7							bit 0

TABLE 3-2:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
RCON REGISTER

Condition	Program Counter	RCON Register	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	00-1 1100	1	1	1	0	0	u	u
MCLR Reset during normal operation	0000h	00-u uuuu	u	u	u	u	u	u	u
Software Reset during normal operation	0000h	0u-0 uuuu	0	u	u	u	u	u	u
Stack Full Reset during normal operation	0000h	0u-u uull	u	u	u	u	u	u	1
Stack Underflow Reset during normal operation	0000h	0u-u uull	u	u	u	u	u	1	u
MCLR Reset during SLEEP	0000h	00-u 10uu	u	1	0	u	u	u	u
WDT Reset	0000h	0u-u 01uu	1	0	1	u	u	u	u
WDT Wake-up	PC + 2	uu-u 00uu	u	0	0	u	u	u	u
Brown-out Reset	0000h	0u-1 11u0	1	1	1	1	0	u	u
Interrupt wake-up from SLEEP	PC + 2 ⁽¹⁾	uu-u 00uu	u	1	0	u	u	u	u

Legend: u = unchanged, x = unknown, — = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (0x000008h or 0x000018h).

PIC18CXX2

TABLE 3-3:	IN	IIIAL			DNDITIONS FOR AL	L REGISTERS	1
Register	Register Applicable Devices				Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset Reset Instruction Stack Resets	Wake-up via WDT or Interrupt
TOSU	242	442	252	452	0 0000	0 0000	0 uuuu ⁽³⁾
TOSH	242	442	252	452	0000 0000	0000 0000	uuuu uuuu ⁽³⁾
TOSL	242	442	252	452	0000 0000	0000 0000	uuuu uuuu ⁽³⁾
STKPTR	242	442	252	452	00-0 0000	00-0 0000	uu-u uuuu ⁽³⁾
PCLATU	242	442	252	452	0 0000	0 0000	u uuuu
PCLATH	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
PCL	242	442	252	452	0000 0000	0000 0000	PC + 2 ⁽²⁾
TBLPTRU	242	442	252	452	00 0000	00 0000	uu uuuu
TBLPTRH	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
TBLPTRL	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
TABLAT	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
PRODH	242	442	252	452	XXXX XXXX	uuuu uuuu	uuuu uuuu
PRODL	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
INTCON	242	442	252	452	0000 000x	0000 000u	uuuu uuuu ⁽¹⁾
INTCON2	242	442	252	452	1111 -1-1	1111 -1-1	uuuu -u-u ⁽¹⁾
INTCON3	242	442	252	452	11-0 0-00	11-0 0-00	uu-u u-uu ⁽¹⁾
INDF0	242	442	252	452	N/A	N/A	N/A
POSTINC0	242	442	252	452	N/A	N/A	N/A
POSTDEC0	242	442	252	452	N/A	N/A	N/A
PREINC0	242	442	252	452	N/A	N/A	N/A
PLUSW0	242	442	252	452	N/A	N/A	N/A
FSR0H	242	442	252	452	0000	0000	uuuu
FSR0L	242	442	252	452	XXXX XXXX	uuuu uuuu	uuuu uuuu
WREG	242	442	252	452	XXXX XXXX	uuuu uuuu	uuuu uuuu
INDF1	242	442	252	452	N/A	N/A	N/A
POSTINC1	242	442	252	452	N/A	N/A	N/A
POSTDEC1	242	442	252	452	N/A	N/A	N/A
PREINC1	242	442	252	452	N/A	N/A	N/A
PLUSW1	242	442	252	452	N/A	N/A	N/A

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition **Note 1:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for reset value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

6: The long write enable is only reset on a POR or MCLR reset.

7: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.

		Power-on Reset,			MCLR Resets WDT Reset Reset Instruction	Wake-up via WDT	
Register	<u> </u>	plicabl			Brown-out Reset	Stack Resets	or Interrupt
FSR1H	242	442	252	452	0000	0000	uuuu
FSR1L	242	442	252	452	XXXX XXXX	uuuu uuuu	uuuu uuuu
BSR	242	442	252	452	0000	0000	uuuu
INDF2	242	442	252	452	N/A	N/A	N/A
POSTINC2	242	442	252	452	N/A	N/A	N/A
POSTDEC2	242	442	252	452	N/A	N/A	N/A
PREINC2	242	442	252	452	N/A	N/A	N/A
PLUSW2	242	442	252	452	N/A	N/A	N/A
FSR2H	242	442	252	452	0000	0000	uuuu
FSR2L	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս
STATUS	242	442	252	452	x xxxx	u uuuu	u uuuu
TMR0H	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR0L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
TOCON	242	442	252	452	1111 1111	1111 1111	uuuu uuuu
OSCCON	242	442	252	452	0	0	u
LVDCON	242	442	252	452	00 0101	00 0101	uu uuuu
WDTCON	242	442	252	452	0	0	u
RCON ^(4, 6)	242	442	252	452	00-1 11q0	00-1 qquu	uu-u qquu
TMR1H	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1L	242	442	252	452	XXXX XXXX	uuuu uuuu	uuuu uuuu
T1CON	242	442	252	452	0-00 0000	u-uu uuuu	u-uu uuuu
TMR2	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
PR2	242	442	252	452	1111 1111	1111 1111	1111 1111
T2CON	242	442	252	452	-000 0000	-000 0000	-uuu uuuu
SSPBUF	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս
SSPADD	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
SSPCON1	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
SSPCON2	242	442	252	452	0000 0000	0000 0000	uuuu uuuu

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (Cont.'d)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition **Note 1:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for reset value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: The long write enable is only reset on a POR or MCLR reset.
- 7: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.

PIC18CXX2

TABLE 3-3.	1										
Register	Applicable Devices				Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset Reset Instruction Stack Resets	Wake-up via WDT or Interrupt				
ADRESH	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu				
ADRESL	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu				
ADCON0	242	442	252	452	0000 0000	0000 0000	uuuu uuuu				
ADCON1	242	442	252	452	0- 0000	0- 0000	u- uuuu				
CCPR1H	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu				
CCPR1L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu				
CCP1CON	242	442	252	452	00 0000	00 0000	uu uuuu				
CCPR2H	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu				
CCPR2L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu				
CCP2CON	242	442	252	452	00 0000	00 0000	uu uuuu				
TMR3H	242	442	252	452	xxxx xxxx	սսսս սսսս	սսսս սսսս				
TMR3L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu				
T3CON	242	442	252	452	0000 0000	սսսս սսսս	սսսս սսսս				
SPBRG	242	442	252	452	xxxx xxxx	սսսս սսսս	սսսս սսսս				
RCREG	242	442	252	452	xxxx xxxx	սսսս սսսս	սսսս սսսս				
TXREG	242	442	252	452	xxxx xxxx	սսսս սսսս	սսսս սսսս				
TXSTA	242	442	252	452	0000 -01x	0000 -01u	uuuu -uuu				
RCSTA	242	442	252	452	0000 000x	0000 000u	uuuu uuuu				
IPR2	242	442	252	452	1111	1111	uuuu				
PIR2	242	442	252	452	0000	0000	uuuu ⁽¹⁾				
PIE2	242	442	252	452	0000	0000	uuuu				
IPR1	242	442	252	452	1111 1111	1111 1111	uuuu uuuu				
	242	442	252	452	-111 1111	-111 1111	-uuu uuuu				
PIR1	242	442	252	452	0000 0000	0000 0000	uuuu uuuu ⁽¹⁾				
	242	442	252	452	-000 0000	-000 0000	-uuu uuuu ⁽¹⁾				
PIE1	242	442	252	452	0000 0000	0000 0000	սսսս սսսս				
	242	442	252	452	-000 0000	-000 0000	-uuu uuuu				

 TABLE 3-3:
 INITIALIZATION CONDITIONS FOR ALL REGISTERS (Cont.'d)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition **Note 1:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 4: See Table 3-2 for reset value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: The long write enable is only reset on a POR or MCLR reset.
- 7: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.

Register	Applicable Devices				Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset Reset Instruction Stack Resets	Wake-up via WDT or Interrupt			
TRISE	242	442	252	452	0000 -111	0000 -111	uuuu -uuu			
TRISD	242	442	252	452	1111 1111	1111 1111	uuuu uuuu			
TRISC	242	442	252	452	1111 1111	1111 1111	uuuu uuuu			
TRISB	242	442	252	452	1111 1111	1111 1111	uuuu uuuu			
TRISA ^(5, 7)	242	442	252	452	-111 1111 ⁽⁵⁾	-111 1111 ⁽⁵⁾	-uuu uuuu ⁽⁵⁾			
LATE	242	442	252	452	xxx	uuu	uuu			
LATD	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu			
LATC	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu			
LATB	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu			
LATA ^(5, 7)	242	442	252	452	-xxx xxxx ⁽⁵⁾	-uuu uuuu ⁽⁵⁾	-uuu uuuu ⁽⁵⁾			
PORTE	242	442	252	452	000	000	uuu			
PORTD	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu			
PORTC	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu			
PORTB	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu			
PORTA ^(5, 7)	242	442	252	452	-x0x 0000 ⁽⁵⁾	-u0u 0000 ⁽⁵⁾	-uuu uuuu ⁽⁵⁾			

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (Cont.'d)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition **Note 1:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for reset value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

6: The long write enable is only reset on a POR or MCLR reset.

7: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.




FIGURE 3-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)

FIGURE 3-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1






FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2




PIC18CXX2

FIGURE 3-6: SLOW RISE TIME (MCLR TIED TO VDD)







PIC18CXX2

NOTES:

4.0 MEMORY ORGANIZATION

There are two memory blocks in Enhanced MCU devices. These memory blocks are:

- Program Memory
- Data Memory

Each block has its own bus so that concurrent access can occur.

4.1 Program Memory Organization

A 21-bit program counter is capable of addressing the 2-Mbyte program memory space. Accessing a location between the physically implemented memory and the 2-Mbyte address will cause a read of all '0's (a NOP instruction).

PIC18C252 and PIC18C452 have 32-KBytes of EPROM, while PIC18C242 and PIC18C442 have 16-KBytes of EPROM. This means that PIC18CX52 devices can store up to 16K of single word instructions, and PIC18CX42 devices can store up to 8K of single word instructions.

The reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

Figure 4-1 shows the Program Memory Map for PIC18C242/442 devices and Figure 4-2 shows the Program Memory Map for PIC18C252/452 devices.





FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR PIC18C452/ 252



4.2 Return Address Stack

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC (Program Counter) is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the return instructions.

The stack operates as a 31 word by 21-bit RAM and a 5-bit stack pointer, with the stack pointer initialized to 00000b after all resets. There is no RAM associated with stack pointer 00000b. This is only a reset value. During a CALL type instruction causing a push onto the stack, the stack pointer is first incremented and the RAM location pointed to by the stack pointer is written with the contents of the PC. During a RETURN type instruction causing a pop from the stack, the contents of the RAM location pointed to by the STKPTR is transferred to the PC and then the stack pointer is decremented.

The stack space is not part of either program or data space. The stack pointer is readable and writable, and the address on the top of the stack is readable and writable through SFR registers. Data can also be pushed to or popped from the stack using the top-of-stack SFRs. Status bits indicate if the stack pointer is at or beyond the 31 levels provided.

4.2.1 TOP-OF-STACK ACCESS

The top of the stack is readable and writable. Three register locations, TOSU, TOSH and TOSL hold the contents of the stack location pointed to by the STKPTR register. This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU, TOSH and TOSL registers. These values can be placed on a user defined software stack. At return time, the software can replace the TOSU, TOSH and TOSL and do a return.

The user must disable the global interrupt enable bits during this time to prevent inadvertent stack operations.

4.2.2 RETURN STACK POINTER (STKPTR)


The STKPTR register contains the stack pointer value, the STKFUL (stack full) status bit, and the STKUNF (stack underflow) status bits. Register 4-1 shows the STKPTR register. The value of the stack pointer can be 0 through 31. The stack pointer increments when values are pushed onto the stack and decrements when values are popped off the stack. At reset, the stack pointer value will be 0. The user may read and write the stack pointer value. This feature can be used by a Real Time Operating System for return stack maintenance. After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit can only be cleared in software or by a POR.


The action that takes place when the stack becomes full depends on the state of the STVREN (stack overflow reset enable) configuration bit. Refer to Section 18 for a description of the device configuration bits. If STVREN is set (default) the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit, and reset the device. The STKFUL bit will remain set and the stack pointer will be set to 0.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the stack pointer will increment to 31. The 32nd push will overwrite the 31st push (and so on), while STKPTR remains at 31.


When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the stack pointer remains at 0. The STKUNF bit will remain set until cleared in software or a POR occurs.

Note:	Returning a value of zero to the PC on an
	underflow has the effect of vectoring the
	program to the reset vector, where the
	stack conditions can be verified and appro-
	priate actions can be taken.









4.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the stack pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place a return address on the stack.

The ability to pull the TOS value off of the stack and replace it with the value that was previously pushed onto the stack, without disturbing normal execution, is achieved by using the POP instruction. The POP instruction discards the current TOS by decrementing the stack pointer. The previous value pushed onto the stack then becomes the TOS value.

4.2.4 STACK FULL/UNDERFLOW RESETS

These resets are enabled by programming the STVREN configuration bit. When the STVREN bit is disabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device reset. When the STVREN bit is enabled, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device reset. The STKFUL or STKUNF bits are only cleared by the user software or a POR reset.

4.3 Fast Register Stack

A "fast interrupt return" option is available for interrupts. A Fast Register Stack is provided for the STATUS, WREG and BSR registers and are only one in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the registers are then loaded back into the working registers if the fast return instruction is used to return from the interrupt.

A low or high priority interrupt source will push values into the stack registers. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably for low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register valves stored by the low priority interrupt will be overwritten.

If high priority interrupts are not disabled during low priority interrupts, users must save the key registers in software during a low priority interrupt.

If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a fast call instruction must be executed.

Example 4-1 shows a source code example that uses the fast register stack.

EXAMPLE 4-1: FAST REGISTER STACK CODE EXAMPLE




FIGURE 4-4: CLOCK/INSTRUCTION CYCLE

4.4 PCL, PCLATH and PCLATU

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21-bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<15:8> bits and is not directly readable or writable. Updates to the PCH register. The upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable. Updates to the PCH register. The Upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable. Updates to the PCU register may be performed through the PCLATU register.


The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSB of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

The contents of PCLATH and PCLATU will be transferred to the program counter by an operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC. (See Section 4.8.1)

4.5 <u>Clocking Scheme/Instruction Cycle</u>

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 4-4.




4.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction (Example 4-2).

EXAMPLE 4-2: INSTRUCTION PIPELINE FLOW

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

4.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The least significant byte of an instruction word is always stored in a program memory location with an even address (LSB = '0'). Figure 4-5 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0'. (See Section 4.4)

The CALL and GOTO instructions have an absolute program memory address embedded into the instruction. Since instructions are always stored on word

boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 4-5 shows how the instruction "GOTO 00006h' is encoded in the program memory. Program branch instructions which encode a relative address offset operate in the same manner. The offset value stored in a branch instruction represents the number of single word instructions that the PC will be offset by. Section 19.0 provides further details of the instruction set.

Word Address LSB = 1LSB = 0Program Memory 000000h 000002h Byte Locations \rightarrow 000004h 000006h Instruction 1: 000008h MOVLW 055h 0Fh 55h Instruction 2: GOTO 000006h EFh 03h 00000Ah 00h 00000Ch F0h Instruction 3: MOVFF 123h, 456h Clh 23h 00000Eh F4h 56h 000010h 000012h 000014h

FIGURE 4-5: INSTRUCTIONS IN PROGRAM MEMORY

the instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is neces-

sary when the two word instruction is preceded by a

conditional instruction that changes the PC. A program

example that demonstrates this concept is shown in

Example 4-3. Refer to Section 19.0 for further details of

4.7.1 **TWO-WORD INSTRUCTIONS**

The PIC18CXX2 devices have 4 two-word instructions: MOVFF, CALL, GOTO and LFSR. The second word of these instructions has the 4 MSB's set to 1's and is a special kind of NOP instruction. The lower 12 bits of the second word contain data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the second word of

EXAMPLE 4-3: TWO-WORD INSTRUCTIONS

CASE 1: Object code Source Code TSTESZ 0110 0110 0000 0000 REG1 : is RAM location 0? MOVFF REG1, REG2 ; No, execute 2-word instruction 1100 0001 0010 0011 ; 2nd operand holds address of REG2 1111 0100 0101 0110 ADDWF REG3 0010 0100 0000 0000 : continue code

the instruction set.

CASE 2:

Object code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM locat	on 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; Yes	
1111 0100 0101 0110	; 2nd operand	becomes NOP
0010 0100 0000 0000	ADDWF REG3 ; continue cod	e

4.8 Lookup Tables

Look-up tables are implemented two ways. These are:

- Computed GOTO
- Table Reads

4.8.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL).

A lookup table can be formed with an ADDWF PCL instruction and a group of RETLW 0xnn instructions. WREG is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW 0xnn instructions that returns the value 0xnn to the calling function.

The offset value (value in WREG) specifies the number of bytes that the program counter should advance.

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

4.8.2 TABLE READS/TABLE WRITES

A better method of storing data in program memory allows 2 bytes of data to be stored in each instruction location.

Lookup table data may be stored 2 bytes per program word by using table reads and writes. The table pointer (TBLPTR) specifies the byte address and the table latch (TABLAT) contains the data that is read from or written to program memory. Data is transferred to/from program memory one byte at a time.

A description of the Table Read/Table Write operation is shown in Section 5.0.

4.9 Data Memory Organization

The data memory is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. Figure 4-6 and Figure 4-7 show the data memory organization for the PIC18CXX2 devices.

Banking is required to allow more than 256 bytes to be accessed. The data memory map is divided into as many as 16 banks that contain 256 bytes each. The lower 4 bits of the Bank Select Register (BSR<3:0>) select which bank will be accessed. The upper 4 bits for the BSR are not implemented.

The data memory contains Special Function Registers (SFR) and General Purpose Registers (GPR). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratch pad operations in the user's application. The SFRs start at the last location of Bank 15 (OxFFF) and grow downwards. Any remaining space beyond the SFRs in the Bank may be implemented as GPRs. GPRs start at the first location of Bank 0 and grow upwards. Any read of an unimplemented location will read as '0's.

The entire data memory may be accessed directly or indirectly. Direct addressing may require the use of the BSR register. Indirect addressing requires the use of the File Select Register (FSR). Each FSR holds a 12-bit address value that can be used to access any location in the Data Memory map without banking.

The instruction set and architecture allow operations across all banks. This may be accomplished by indirect addressing or by the use of the MOVFF instruction. The MOVFF instruction is a two word/two cycle instruction that moves a value from one register to another.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle regardless of the current BSR values, an Access Bank is implemented. A segment of Bank 0 and a segment of Bank 15 comprise the Access RAM. Section 4.10 provides a detailed description of the Access RAM.

4.9.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly. Indirect addressing operates through the File Select Registers (FSR). The operation of indirect addressing is shown in Section 4.12.

Enhanced MCU devices may have banked memory in the GPR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other resets.

Data RAM is available for use as GPR registers by all instructions. The top half of bank 15 (0xF80 to 0xFFF) contains SFRs. All other banks of data memory contain GPR registers starting with bank 0.

4.9.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 4-1 and Table 4-2.

The SFRs can be classified into two sets; those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature.

The SFRs are typically distributed among the peripherals whose functions they control.

The unused SFR locations will be unimplemented and read as '0's. See Table 4-1 for addresses for the SFRs.




FIGURE 4-6: DATA MEMORY MAP FOR PIC18C242/442






TABLE 4-1:	SPECIAL FUNCTION REGISTER MAP
------------	-------------------------------

FFFh	TOSU	FDFh	INDF2 ⁽³⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 ⁽³⁾	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 ⁽³⁾	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽³⁾	FBCh	CCPR2H	F9Ch	_
FFBh	PCLATU	FDBh	PLUSW2 (3)	FBBh	CCPR2L	F9Bh	_
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	_
FF9h	PCL	FD9h	FSR2L	FB9h	_	F99h	_
FF8h	TBLPTRU	FD8h	STATUS	FB8h	—	F98h	_
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	—	F97h	—
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	—	F96h	TRISE (2)
FF5h	TABLAT	FD5h	TOCON	FB5h	—	F95h	TRISD ⁽²⁾
FF4h	PRODH	FD4h	—	FB4h	—	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	—
FF0h	INTCON3	FD0h	RCON	FB0h	—	F90h	—
FEFh	INDF0 (3)	FCFh	TMR1H	FAFh	SPBRG	F8Fh	_
FEEh	POSTINC0 (3)	FCEh	TMR1L	FAEh	RCREG	F8Eh	_
FEDh	POSTDEC0 ⁽³⁾	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽²⁾
FECh	PREINC0 (3)	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD ⁽²⁾
FEBh	PLUSW0 (3)	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	—	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	—	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	—	F88h	—
FE7h	INDF1 ⁽³⁾	FC7h	SSPSTAT	FA7h	—	F87h	—
FE6h	POSTINC1 (3)	FC6h	SSPCON1	FA6h	—	F86h	_
FE5h	POSTDEC1 (3)	FC5h	SSPCON2	FA5h	—	F85h	_
FE4h	PREINC1 (3)	FC4h	ADRESH	FA4h	—	F84h	PORTE ⁽²⁾
FE3h	PLUSW1 (3)	FC3h	ADRESL	FA3h	—	F83h	PORTD ⁽²⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	_	FA0h	PIE2	F80h	PORTA

Note 1: Unimplemented registers are read as '0'

2: This registers is not available on PIC18C2X2 devices

3: This is not a physical register

TABLE 4-2: REGISTER FILE SUMMARY

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (note 3)
_	_	_	Top-of-Stack	upper Byte (TOS<20:16>)			0 0000	0 0000
Top-of-Stacl	k High Byte (T	OS<15:8>)						0000 0000	0000 0000
Top-of-Stac	k Low Byte (T	DS<7:0>)						0000 0000	0000 0000
STKFUL	STKUNF	_	Return Stac	k Pointer				00-0 0000	00-0 0000
_	_	_	Holding Reg	ister for PC<2	20:16>			0 0000	0 0000
Holding Reg	gister for PC<1	5:8>		•				0000 0000	0000 0000
PC Low Byt	e (PC<7:0>)							0000 0000	0000 0000
	_	hit21(2)	Program Me	mory Table P	ointer Upper B	vte (TBLPTR	<20:16>)	0 0000	0 0000
Program Me	emory Table P		5				,	0000 0000	0000 0000
,	,	• •		,					0000 0000
°		,		.0>)					0000 0000
°									
									uuuu uuuu
				DDIE	THEOLE		DDIE		uuuu uuuu
				RBIE	-	INTUF			0000 000u
-		INTEDG1		-	IMROIP				1111 -1-1
		—			—				11-0 0-00
			,		0 (1.7	0 /		n/a
			,				,		n/a
							v ,	n/a	n/a
Uses conter	nts of FSR0 to	address data	memory - valu	ue of FSR0 pr	e-incremented	(not a physic	al register)	n/a	n/a
			memory - valu	ue of FSR0 pr	e-incremented	(not a physic	al register) -	n/a	n/a
—	_	_	—	Indirect Dat	a Memory Add	Iress Pointer	0 High Byte	0000	0000
Indirect Data	a Memory Add	lress Pointer () Low Byte					xxxx xxxx	uuuu uuuu
Working Re	gister							xxxx xxxx	uuuu uuuu
Uses conter	nts of FSR1 to	address data	memory - valu	ue of FSR1 no	ot changed (no	t a physical re	egister)	n/a	n/a
Uses conter	nts of FSR1 to	address data	memory - valu	ue of FSR1 po	ost-incremente	d (not a physi	cal register)	n/a	n/a
Uses conter	nts of FSR1 to	address data	memory - valu	ue of FSR1 po	ost-decremente	ed (not a phys	ical register)	n/a	n/a
Uses conter	nts of FSR1 to	address data	memory - valu	ue of FSR1 pr	e-incremented	(not a physic	al register)	n/a	n/a
			memory - valu	ue of FSR1 pr	e-incremented	(not a physic	al register) -	n/a	n/a
_	—	—	—	Indirect Dat	a Memory Add	Iress Pointer	1 High Byte	0000	0000
Indirect Dat	a Memory Add	Iress Pointer 1	Low Byte	•				xxxx xxxx	uuuu uuuu
_	_	_	_	Bank Selec	t Register			0000	0000
Uses conter	nts of FSR2 to	address data	memory - valu	ue of FSR2 no	ot changed (no	t a physical re	egister)	n/a	n/a
								n/a	n/a
								n/a	n/a
									n/a
Uses conter	Uses contents of FSR2 to address data memory - value of FSR2 pre-incremented (not a physical register) -							n/a	n/a
						2 High Bvte	0000	0000	
Indirect Data	a Memory Adr	ress Pointer 2	2 Low Bvte				5 - 7		uuuu uuuu
			N	OV	Z	DC	С	x xxxx	u uuuu
			1	0.	-	20	Ŭ	~ ~~~	u uuuu
Timer0 regio	ster high hvte	Timer0 register high byte							
-	ster high byte ster low byte							0000 0000 xxxx xxxx	0000 0000 uuuu uuuu
	Top-of-Stac Top-of-Stac STKFUL Holding Reg PC Low Byt Program Me Program Me Program Me Program Me Program Me Product Reg Product Reg Product Reg INT2IP Uses content Uses con	Image: Second and a second a second and a second a sec	Image: Content of the second of the secon	Image: Constraint of the second of	Image: mage:		Image: market is a second s	— — Top-of-Stack upper Byte (TOS<20:16>) Top-of-Stack High Byte (TOS<57:0>) STKFUL STKUNF — Return Stack Pointer — — Holding Register for PC<20:16> Holding Register for PC<15:8> PC Low Byte (PC<7:0>) — Holding Register for PC<20:16> Holding Register for PC<15:8> PC Low Byte (PC<7:0>) — Holding Register for PC<15:8> PC program Memory Table Pointer High Byte (TBLPTR<15:8>) Program Memory Table Dointer High Byte (TBLPTR<7:0>) Program Memory Table Latch Product Register Low Byte (TDGS1 INTOIF RBIF Product Register Low Byte GIG/GIEH PEIG/GIEL TMROIE INTOIF RBIF RBPU INTEDG0 INTEDG2 — TMROIP _ RBIP INT2IP INT1IP	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 POR, BOR

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only and read '0' in all other oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: Other (non-power-up) resets include external reset through MCLR and Watchdog Timer Reset.

 TABLE 4-2:
 REGISTER FILE SUMMARY (Cont.'d)

Filename	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (note 3)
OSCCON	—	—	_	—	—	—	—	SCS	0	0
LVDCON	—	—	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0	00 0101	00 0101
WDTCON	—	_	_	_	_	—	—	SWDTE	0	0
RCON	IPEN	LWRT	_	RI	TO	PD	POR	BOR	0q-1 11qq	0q-q qquu
TMR1H	Timer1 Reg	ister High Byte)						xxxx xxxx	uuuu uuuu
TMR1L	Timer1 Reg	ister Low Byte		-			-		xxxx xxxx	uuuu uuuu
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	u-uu uuuu
TMR2	Timer2 Reg	jister							0000 0000	0000 0000
PR2	Timer2 Peri	od Register							1111 1111	1111 1111
T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
SSPBUF	SSP Receiv	/e Buffer/Trans	mit Register						xxxx xxxx	uuuu uuuu
SSPADD	SSP Addres	ss Register in	² C Slave Mod	e. SSP Baud	Rate Reload F	Register in I ² C	Master Mode		0000 0000	0000 0000
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
ADRESH	A/D Result	Register High	Byte						xxxx xxxx	uuuu uuuu
ADRESL	A/D Result	Register Low B	Byte						XXXX XXXX	uuuu uuuu
ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	0000 00-0
ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
CCPR1H	Capture/Co	mpare/PWM F	Register1 High	Byte					xxxx xxxx	uuuu uuuu
CCPR1L	Capture/Co	mpare/PWM F	Register1 Low	Byte					xxxx xxxx	uuuu uuuu
CCP1CON	_	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCPR2H	Capture/Co	mpare/PWM F	Register2 High	Byte					xxxx xxxx	uuuu uuuu
CCPR2L	Capture/Co	mpare/PWM F	Register2 Low	Byte					xxxx xxxx	uuuu uuuu
CCP2CON	_	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
TMR3H	Timer3 Reg	ister High Byte	9	•		•	•		XXXX XXXX	uuuu uuuu
TMR3L	Timer3 Reg	ister Low Byte							XXXX XXXX	uuuu uuuu
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	uuuu uuuu
SPBRG	USART1 Ba	aud Rate Gene	erator	•	•	•			0000 0000	0000 0000
RCREG	USART1 Re	eceive Registe	r						0000 0000	0000 0000
TXREG	USART1 Tra	ansmit Registe	er						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only and read '0' in all other oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: Other (non-power-up) resets include external reset through MCLR and Watchdog Timer Reset.

Filename	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (note 3)
									1	
IPR2	—	—	_	—	BCLIP	LVDIP	TMR3IP	CCP2IP	1111	1111
PIR2	—	—	_	—	BCLIF	LVDIF	TMR3IF	CCP2IF	0000	0000
PIE2	_	—	_	_	BCLIE	LVDIE	TMR3IE	CCP2IE	0000	0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
TRISE	IBF	OBF	IBOV	PSP- MODE	RTE	0000 -111	0000 -111			
TRISD	Data Direct	ion Control Re	gister for POR	TD					1111 1111	1111 1111
TRISC	Data Direct	ion Control Re	gister for POR	TC					1111 1111	1111 1111
TRISB	Data Direct	ion Control Re	gister for POR	TB					1111 1111	1111 1111
TRISA	—	TRISA6 ⁽¹⁾	Data Directi	on Control Re	gister for POR	TA			-111 1111	-111 1111
LATE	_	—	_	_	_	Read PORT PORTE Dat	E Data Latch	Write	xxx	uuu
LATD	Read POR	D Data Latch,	Write PORTE	Data Latch					xxxx xxxx	uuuu uuuu
LATC	Read POR	FC Data Latch,	Write PORTO	C Data Latch					xxxx xxxx	uuuu uuuu
LATB	Read POR	FB Data Latch,	Write PORTE	B Data Latch					xxxx xxxx	uuuu uuuu
LATA	—	LATA6 ⁽¹⁾	Read PORT	A Data Latch,	Write PORTA	Data Latch ⁽¹⁾			-xxx xxxx	-uuu uuuu
PORTE	Read POR	Read PORTE pins, Write PORTE Data Latch								000
PORTD	Read PORT	Read PORTD pins, Write PORTD Data Latch								uuuu uuuu
PORTC	Read POR	FC pins, Write		xxxx xxxx	uuuu uuuu					
PORTB	Read POR	FB pins, Write	PORTB Data	Latch					xxxx xxxx	uuuu uuuu
PORTA	—	RA6 ⁽¹⁾	Read PORT	A pins, Write I	PORTA Data L	atch ⁽¹⁾			-x0x 0000	-u0u 0000

TABLE 4-2: REGISTER FILE SUMMARY (Cont.'d)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

- Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only and read '0' in all other oscillator modes.
 - 2: Bit 21 of the TBLPTRU allows access to the device configuration bits.
 - 3: Other (non-power-up) resets include external reset through MCLR and Watchdog Timer Reset.

4.10 Access Bank

The Access Bank is an architectural enhancement which is very useful for C compiler code optimization. The techniques used by the C compiler may also be useful for programs written in assembly.

This data memory region can be used for:

- Intermediate computational values
- Local variables of subroutines
- Faster context saving/switching of variables
- · Common variables
- Faster evaluation/control of SFRs (no banking)

The Access Bank is comprised of the upper 128 bytes in Bank 15 (SFRs) and the lower 128 bytes in Bank 0. These two sections will be referred to as Access RAM High and Access RAM Low, respectively. Figure 4-6 and Figure 4-7 indicate the Access RAM areas. A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register or in the Access Bank. This bit is denoted by the 'a' bit (for access bit).

When forced in the Access Bank (a = '0'), the last address in Access RAM Low is followed by the first address in Access RAM High. Access RAM High maps the Special Function registers so that these registers can be accessed without any software overhead. This is useful for testing status flags and modifying control bits.

4.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. The data memory is partitioned into sixteen banks. When using direct addressing, the BSR should be configured for the desired bank.

BSR<3:0> holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's, and writes will have no effect.

A MOVLB instruction has been provided in the instruction set to assist in selecting banks. If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The STATUS register bits will be set/cleared as appropriate for the instruction performed.

Each Bank extends up to FFh (256 bytes). All data memory is implemented as static RAM.

A MOVFF instruction ignores the BSR, since the 12-bit addresses are embedded into the instruction word.

Section 4.12 provides a description of indirect addressing, which allows linear addressing of the entire RAM space.




FIGURE 4-8: DIRECT ADDRESSING

4.12 Indirect Addressing, INDF and FSR Registers

Indirect addressing is a mode of addressing data memory, where the data memory address in the instruction is not fixed. An SFR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 4-9 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.

Indirect addressing is possible by using one of the INDF registers. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself indirectly (FSR = '0') will read 00h. Writing to the INDF register indirectly results in a no-operation. The FSR register contains a 12-bit address, which is shown in Figure 4-10.

The INDFn register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register (FSRn is a pointer). This is indirect addressing.

Example 4-4 shows a simple use of indirect addressing to clear the RAM in Bank1 (locations 100h-1FFh) in a minimum number of instructions.

EXAMPLE 4-4: HOW TO CLEAR RAM (BANK1) USING INDIRECT ADDRESSING

NEXT		0x100, FSR0 POSTINC0		Clear INDF register & inc pointer
		FSROH, 1 NEXT	;	All done w/ Bankl? NO, clear next
CONTI	NUE		;	
	:		;	YES, continue
1				

There are three indirect addressing registers. To address the entire data memory space (4096 bytes), these registers are 12-bit wide. To store the 12-bits of addressing information, two 8-bit registers are required. These indirect addressing registers are:

- 1. FSR0: composed of FSR0H:FSR0L
- 2. FSR1: composed of FSR1H:FSR1L
- 3. FSR2: composed of FSR2H:FSR2L

In addition, there are registers INDF0, INDF1 and INDF2, which are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data.

If an instruction writes a value to INDF0, the value will be written to the address pointed to by FSR0H:FSR0L. A read from INDF1 reads the data from the address pointed to by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used. If INDF0, INDF1 or INDF2 are read indirectly via an FSR, all '0's are read (zero bit is set). Similarly, if INDF0, INDF1 or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the STATUS bits are not affected.

4.12.1 INDIRECT ADDRESSING OPERATION

Each FSR register has an INDF register associated with it, plus four additional register addresses. Performing an operation on one of these five registers determines how the FSR will be modified during indirect addressing.

When data access is done to one of the five INDFn locations, the address selected will configure the FSRn register to:

- Do nothing to FSRn after an indirect access (no change) INDFn
- Auto-decrement FSRn after an indirect access (post-decrement) POSTDECn
- Auto-increment FSRn after an indirect access (post-increment) - POSTINCn
- Auto-increment FSRn before an indirect access (pre-increment) PREINCn
- Use the value in the WREG register as an offset to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) - PLUSWn

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the STATUS register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

Incrementing or decrementing an FSR affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.

Adding these features allows the FSRn to be used as a stack pointer in addition to its uses for table operations in data memory.

Each FSR has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the signed value in the WREG register and the value in FSR to form the address before an indirect access. The FSR value is not changed.

If an FSR register contains a value that points to one of the INDFn, an indirect read will read 00h (zero bit is set), while an indirect write will be equivalent to a NOP (STATUS bits are not affected).

If an indirect addressing operation is done where the target address is an FSRnH or FSRnL register, the write operation will dominate over the pre- or post-increment/decrement functions.

FIGURE 4-9: INDIRECT ADDRESSING OPERATION





FIGURE 4-10: INDIRECT ADDRESSING




4.13 STATUS Register

The STATUS register, shown in Register 4-2, contains the arithmetic status of the ALU. The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, then the write to these five bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as $000u \ uluu$ (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits from the STATUS register. For other instructions not affecting any status bits, see Table 19-2.

Note: The C and DC bits operate as a borrow and digit borrow bit respectively, in subtraction.

Register 4-2: STATUS Register



- ative, (ALU MSB = 1)
 - 1 = Result was negative
 - 0 = Result was positive

bit 3 **OV:** Overflow bit

This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit7) to change state.

- 1 = Overflow occurred for signed arithmatic (in this arithmetic operation)
- 0 = No overflow occurred

bit2 Z: Zero bit

bit 7:5

bit 4

- 1 = The result of an arithmetic or logic operation is zero
- 0 = The result of an arithmetic or logic operation is not zero
- bit 1 DC: Digit carry/borrow bit
 - For ADDWF, ADDLW, SUBLW, and SUBWF instructions
 - 1 = A carry-out from the 4th low order bit of the result occurred
 - 0 = No carry-out from the 4th low order bit of the result
 - **Note:** For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the bit 4 or bit 3 of the source register.

bit 0 C: Carry/borrow bit

For ADDWF, ADDLW, SUBLW, and SUBWF instructions

- 1 = A carry-out from the most significant bit of the result occurred
- 0 = No carry-out from the most significant bit of the result occurred
 - **Note:** For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

Leaena:	
Logona.	

Legend.			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.13.1 RCON REGISTER

The Reset Control (RCON) register contains flag bits, that allow differentiation between the sources of a device reset. These flags include the $\overline{\text{TO}}$, $\overline{\text{PD}}$, $\overline{\text{POR}}$, $\overline{\text{BOR}}$ and $\overline{\text{RI}}$ bits. This register is readable and writable.

Note 1: If the BOREN configuration bit is set, BOR is '1' on Power-on Reset. If the BOREN configuration bit is clear, BOR is unknown on Power-on Reset. The BOR status bit is a "don't care" and is not necessarily predictable if the brownout circuit is disabled (the BOREN configuration bit is clear). BOR must then be set by the user and checked on subsequent resets to see if it is clear, indicating a brown-out has occurred. 2: It is recommended that the POR bit be set after a Power-on Reset has been

2: It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected.

Register 4-3: RCON Register

R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	
IPEN	LWRT	_	RI	TO	PD	POR	BOR	
bit 7							bit 0	-

bit 7	IPEN: Interrupt Priority Enable bit
	1 = Enable priority levels on interrupts
h :+ C	0 = Disable priority levels on interrupts (16CXXX compatibility mode)
bit 6	LWRT: Long Write Enable bit 1 = Enable TBLWT to internal program memory
	Once this bit is set, it can only be cleared by a POR or MCLR reset.
	0 = Disable TBLWT to internal program memory; TBLWT only to external program memory
bit 5	Unimplemented: Read as '0'
bit 4	RI: Reset Instruction Flag bit
	1 = The Reset instruction was not executed
	0 = The Reset instruction was executed causing a device reset
L:1.0	(must be set in software after a Brown-out Reset occurs)
bit 3	TO: Watchdog Time-out Flag bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction
	0 = A WDT time-out occurred
bit 2	PD: Power-down Detection Flag bit
	1 = After power-up or by the CLRWDT instruction
	0 = By execution of the SLEEP instruction
bit 1	POR: Power-on Reset Status bit
	1 = A Power-on Reset has not occurred 0 = A Power-on Reset occurred
	(must be set in software after a Power-on Reset occurs)
bit 0	BOR: Brown-out Reset Status bit
211 0	1 = A Brown-out Reset has not occurred
	0 = A Brown-out Reset occurred
	(must be set in software after a Brown-out Reset occurs)
	Legend:
	$R = Readable bit \qquad W = Writable bit \qquad U = Unimplemented bit, read as '0'$

PIC18CXX2

NOTES:

5.0 TABLE READS/TABLE WRITES

Enhanced devices have two memory spaces: the program memory space and the data memory space. The program memory space is 16 bits wide, while the data memory space is 8 bits wide. Table Reads and Table Writes have been provided to move data between these two memory spaces through an 8 bit register (TABLAT).

The operations that allow the processor to move data between the data and program memory spaces are:

- Table Read (TBLRD)
- Table Write (TBLWT)

Table Read operations retrieve data from program memory and place it into the Data memory space. Figure 5-1 shows the operation of a Table Read with program and data memory.

Table Write operations store data from the data memory space into program memory. Figure 5-2 shows the operation of a Table Write with program and data memory.

Table operations work with byte entities. A table block containing data is not required to be word aligned, so a table block can start and end at any byte address. If a table write is being used to write an executable program to program memory, program instructions will need to be word aligned.





FIGURE 5-2: TABLE WRITE OPERATION



PIC18CXX2

5.1 **Control Registers**

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

Register 5-1: RCON Register (Address: 08h)

- TBLPTR registers
- TABLAT register
- RCON register

5.1.1 RCON REGISTER

The LWRT bit specifies the operation of Table Writes to internal memory when the VPP voltage is applied to the MCLR pin. When the LWRT bit is set, the controller continues to execute user code, but long table writes are allowed (for programming internal program memory) from user mode. The LWRT bit can be cleared only by performing either a POR or \overline{MCLR} reset.

R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0
IPEN	LWRT	—	RI	TO	PD	POR	BOR
bit 7							bit 0

hit 7 IDEN: Interrupt Drierity Enable

bit 7	IPEN: Interrupt Priority Enable
	 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (16CXXX compatibility mode)
bit 6	LWRT: Long Write Enable 1 = Enable TBLWT to internal program memory 0 = Disable TBLWT to internal program memory.
	Note 1: Only cleared on a POR or MCLR reset. This bit has no effect on TBLWTS to external program memory.
bit 5	Unimplemented: Read as '0'
bit 4	RI: Reset Instruction Flag bit 1 = No Reset instruction occurred 0 = A Reset instruction occurred
bit 3	TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred
bit 2	PD : Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit 1	POR: Power-on Reset Status bit 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit 0	 BOR: Brown-out Reset Status bit 1 = No Brown-out Reset nor POR reset occurred 0 = A Brown-out Reset nor POR reset occurred (must be set in software after a Brown-out Reset occurs)
	Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

5.1.2 TABLAT - TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch is used to hold 8-bit data during data transfers between program memory and data memory.

5.1.3 TBLPTR - TABLE POINTER REGISTER

The Table Pointer (TBLPTR) addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers (Table Pointer Upper byte, High byte and Low byte). These three registers (TBLP-TRU:TBLPTRH:TBLPTRL) join to form a 22-bit wide pointer. The low order 21-bits allow the device to address up to 2M bytes of program memory space. The 22nd bit allows access to the Device ID, the User ID and the Configuration bits.

The table pointer TBLPTR is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 5-1. These operations on the TBLPTR only affect the low order 21-bits.

TABLE 5-1:TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

5.2 Internal Program Memory Read/ Writes

5.2.1 TABLE READ OVERVIEW (TBLRD)

The TBLRD instructions are used to read data from program memory to data memory.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TAB-LAT. In addition, TBLPTR can be modified automatically for the next Table Read operation.

Table Reads from program memory are performed one byte at a time. The instruction will load TABLAT with the one byte from program memory pointed to by TBLPTR.

5.2.2 INTERNAL PROGRAM MEMORY WRITE BLOCK SIZE

The internal program memory of PIC18CXXX devices is written in blocks. For PIC18CXX2 devices, the write block size is 2 bytes. Consequently, Table Write operations to internal program memory are performed in pairs, one byte at a time. When a Table Write occurs to an even program memory address (TBLPTR<0> = 0), the contents of TABLAT are transferred to an internal holding register. This is performed as a short write and the program memory block is not actually programmed at this time. The holding register is not accessible by the user.

When a Table Write occurs to an odd program memory address (TBLPTR,)>=1), a long write is started. During the long write, the contents of TABLAT are written to the high byte of the program memory block and the contents of the holding register are transferred to the low byte of the program memory block.

Figure 5-3 shows the holding register and the program memory write blocks.

If a single byte is to be programmed, the low (even) byte of the destination program word should be read using TBLRD*, modified or changed, if required, and written back to the same address using TBLWT*+. The high (odd) byte should be read using TBLRD*, modified or changed if required, and written back to the same address using TBLWT. The write to an odd address will cause a long write to begin. This process ensures that existing data in either byte will not be changed unless desired.




FIGURE 5-3: HOLDING REGISTER AND THE WRITE BLOCK

5.2.2.1 OPERATION

The long write is what actually programs words of data into the internal memory. When a TBLWT to the MSB of the write block occurs, instruction execution is halted. During this time, programming voltage and the data stored in internal latches is applied to program memory.

For a long write to occur:

- 1. MCLR/VPP pin must be at the programming voltage
- 2. LWRT bit must be set
- 3. TBLWT to the address of the MSB of the write block

If the LWRT bit is clear, a short write will occur and program memory will not be changed. If the TBLWT is not to the MSB of the write block, then the programming phase is not initiated.

Setting the LWRT bit enables long writes when the $\overline{\text{MCLR}}$ pin is taken to VPP voltage. Once the LWRT bit is set, it can be cleared only by performing a POR or $\overline{\text{MCLR}}$ reset.

To ensure that the memory location has been well programmed, a minimum programming time is required. The long write can be terminated after the programming time has expired by a reset or an interrupt. Having only one interrupt source enabled to terminate the long write ensures that no unintended interrupts will prematurely terminate the long write.

5.2.2.2 SEQUENCE OF EVENTS

The sequence of events for programming an internal program memory location should be:

- 1. Enable the interrupt that terminates the long write. Disable all other interrupts.
- 2. Clear the source interrupt flag.
- 3. If Interrupt Service Routine execution is desired when the device wakes, enable global interrupts.
- 4. Set LWRT bit in the RCON register.
- 5. Raise MCLR/VPP pin to the programming voltage, VPP.
- 6. Clear the WDT (if enabled).
- 7. Set the interrupt source to interrupt at the required time.
- 8. Execute the table write for the lower (even) byte. This will be a short write.
- 9. Execute the table write for the upper (odd) byte. This will be a long write. The controller will go to sleep while programming. The interrupt wakes the controller.
- 10. If GIE was set, service the interrupt request.
- 11. Lower MCLR/VPP pin to VDD.
- 12. Verify the memory location (table read).

5.2.3 INTERRUPTS

The long write must be terminated by a reset or any interrupt.

The interrupt source must have its interrupt enable bit set. When the source sets its interrupt flag, programming will terminate. This will occur regardless of the settings of interrupt priority bits, the GIE/GIEH bit or the PIE/GIEL bit. Depending on the states of interrupt priority bits, the GIE/GIEH bit or the PIE/GIEL bit, program execution can either be vectored to the high or low priority Interrupt Service Routine (ISR) or continue execution from where programming commenced.

In either case, the interrupt flag will not be cleared when programming is terminated and will need to be cleared by the software.

TABLE 5-2:	SLEEP MODE, INTERRUPT ENABLE BITS AND INTERRUPT RESULTS

GIE/ GIEH	PIE/ GIEL	Priority	Interrupt Enable	Interrupt Flag	Action
X	Х	Х	0 (default)	Х	Long write continues even if interrupt flag becomes set during sleep.
х	Х	Х	1	0	Long write continues, will wake when the interrupt flag is set.
0 (default)	0 (default)	Х	1	1	Terminates long write, executes next instruction. Interrupt flag not cleared.
0 (default)	1	1 high priority (default)	1	1	Terminates long write, executes next instruction. Interrupt flag not cleared.
1	0 (default)	0 low	1	1	Terminates long write, executes next instruction. Interrupt flag not cleared.
0 (default)	1	0 Iow	1	1	Terminates long write, branches to low priority interrupt vector. Interrupt flag can be cleared by ISR.
1	0 (default)	1 high priority (default)	1	1	Terminates long write, branches to high priority interrupt vector. Interrupt flag can be cleared by ISR.

5.2.4 UNEXPECTED TERMINATION OF WRITE OPERATIONS

If a write is terminated by an unplanned event such as loss of power, an unexpected reset, or an interrupt that was not disabled, the memory location just programmed should be verified and reprogrammed if needed.

PIC18CXX2

NOTES:

6.0 8 X 8 HARDWARE MULTIPLIER

6.1 <u>Introduction</u>

An 8 x 8 hardware multiplier is included in the ALU of the PIC18CXX2 devices. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit product register pair (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register. Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 6-1 shows a performance comparison between enhanced devices using the single cycle hardware multiply, and performing the same function without the hardware multiply.

Routine	Multiply Method	Program	Cycles	Time			
		Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
8 x 8 unsigned	8 x 8 unsigned Without hardware multiply		69	6.9 µs	27.6 μs	69 µs	
	Hardware multiply	1	1	100 ns	400 ns	1 μs	
8 x 8 signed Without hardware multiply		33	91	9.1 μs	36.4 μs	91 μs	
	Hardware multiply	6	6	600 ns	2.4 μs	6 µs	
16 x 16 unsigned Without hardware multiply		21	242	24.2 μs	96.8 µs	242 μs	
	Hardware multiply	24	24	2.4 μs	9.6 µs	24 μs	
16 x 16 signed Without hardware multiply		52	254	25.4 μs	102.6 µs	254 μs	
	Hardware multiply	36	36	3.6 µs	14.4 μs	36 µs	

TABLE 6-1: PERFORMANCE COMPARISON

6.2 <u>Operation</u>

Example 6-1 shows the sequence to do an 8×8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 6-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's most significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 6-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVFF ARG1, WREG ; MULWF ARG2 ; ARG1 * ARG2 -> ; PRODH:PRODL

EXAMPLE 6-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVFF	ARG1, WREG	
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG1
MOVFF	ARG2, WREG	
BTFSC	ARG1, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG2

Example 6-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 6-1 shows the algorithm that is used. The 32-bit result is stored in 4 registers RES3:RES0.

EQUATION 6-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	ARG1H:ARG1L • ARG2H:ARG2L
	=	(ARG1H • ARG2H • 2 ¹⁶)+
		(ARG1H • ARG2L • 2 ⁸)+
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		(ARG1L • ARG2L)

EXAMPLE 6-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

		WOLTIF		ROUTINE
	MOVFF	ARG1L, WREG		
	MULWF	ARG2L	;	ARG1L * ARG2L ->
			;	PRODH: PRODL
	MOVFF	PRODH, RES1	;	
	MOVFF	PRODL, RESO	;	
;				
	MOVFF	ARG1H, WREG		
	MULWF	ARG2H	;	ARG1H * ARG2H ->
			;	PRODH:PRODL
	MOVFF	PRODH, RES3	;	
	MOVFF	PRODL, RES2	;	
;				
	MOVFF	ARG1L, WREG		
	MULWF	ARG2H	;	ARG1L * ARG2H ->
			;	PRODH:PRODL
	MOVFF	PRODL, WREG	;	
	ADDWF	RES1, F	;	Add cross
	MOVFF	PRODH, WREG	;	products
	ADDWFC	RES2, F	;	
	CLRF	WREG, F	;	
	ADDWFC	RES3, F	;	
;				
	MOVFF	ARG1H, WREG	;	
	MULWF	ARG2L	;	ARG1H * ARG2L ->
			;	PRODH: PRODL
	MOVFF	PRODL, WREG	;	
	ADDWF	RES1, F	;	Add cross
	MOVFF	PRODH, WREG	;	products
	ADDWFC	RES2, F	;	
	CLRF	WREG, F	;	
	ADDWFC	RES3, F	;	

Example 6-4 shows the sequence to do an 16 x 16 signed multiply. Equation 6-2 shows the algorithm used. The 32-bit result is stored in four registers RES3:RES0. To account for the sign bits of the arguments, each argument pairs most significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 6-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0

=	ARG1H:ARG1L • ARG2H:ARG2L
=	(ARG1H • ARG2H • 2 ¹⁶)+
	(ARG1H • ARG2L • 2 ⁸)+
	(ARG1L • ARG2H • 2 ⁸)+
	(ARG1L • ARG2L)+
	(-1 ● ARG2H<7> ● ARG1H:ARG1L ● 2 ¹⁶)+
	$(-1 \bullet ARG1H<7> \bullet ARG2H:ARG2L \bullet 2^{16})$

EXAMPLE 6-4: 16 x 16 SIGNED MULTIPLY ROUTINE

ROUTINE							
MOVFF	ARG1L, WREG						
MULWF			ARG1L * ARG2L ->				
		;	PRODH:PRODL				
MOVFF	PRODH, RES1	;					
MOVFF	PRODL, RESO	;					
;							
MOVFF	ARG1H, WREG						
MULWF	ARG2H	;	ARG1H * ARG2H ->				
		;	PRODH:PRODL				
MOVFF	PRODH, RES3	;					
MOVFF	PRODL, RES2	;					
;							
MOVFF	ARG1L, WREG						
MULWF	ARG2H		ARG1L * ARG2H ->				
		;	PRODH:PRODL				
MOVFF	PRODL, WREG						
ADDWF	RES1, F	;	Add cross				
MOVFF	PRODH, WREG		products				
ADDWFC		;					
CLRF	WREG, F	;					
ADDWFC	RES3, F	;					
;							
	ARG1H, WREG						
MULWF	ARG2L		ARG1H * ARG2L ->				
MOLITER	DDODI UDEG		PRODH:PRODL				
MOVFF	PRODL, WREG						
ADDWF			Add cross				
MOVFF ADDWFC	PRODH, WREG	;	products				
CLRF	RES2, F WREG, F	;					
	RES3, F	;					
i ADDWIC	REDJ, P	'					
, BTFSS	ARG2H, 7	;	ARG2H: ARG2L neg?				
GOTO	SIGN ARG1	;	ARG2H:ARG2L neg? no, check ARG1				
MOVFF	ARG1L, WREG		.,				
SUBWF	RES2	;					
MOVFF	ARG1H, WREG	;					
SUBWFB	RES3						
;							
SIGN_ARG1							
BTFSS	ARG1H, 7	;	ARG1H:ARG1L neg?				
GOTO	CONT_CODE	;	no, done				
MOVFF	ARG2L, WREG	;					
SUBWF	RES2	;					
MOVFF	ARG2H, WREG	;					
SUBWFB	RES3						
;							
CONT_CODE							
:							

PIC18CXX2

NOTES:

7.0 INTERRUPTS

The PIC18CXX2 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 000008h and the low priority interrupt vector is at 000018h. High priority interrupt events will override any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set. Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared. When the interrupt flag, enable bit and appropriate global interrupt enable it are set, the interrupt will vector immediately to address 000008h or 000018h depending on the priority level. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PICmicro mid-range devices. In compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 000008h in compatibility mode.

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt.


The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit.

PIC18CXX2

FIGURE 7-1: INTERRUPT LOGIC



7.0.1 INTCON REGISTERS

The INTCON Registers are readable and writable registers, which contains various enable, priority and flag bits.

Register 7-1: INTCON Register

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x		
	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF		
	bit 7							bit 0		
bit 7	GIE/GIEH: When IPE	Global Interru <u>N = 0:</u>	ipt Enable b	it						
	1 = Enables all un-masked interrupts0 = Disables all interrupts									
	When IPE	N = 1:								
		es all interrupts								
bit 6	PEIE/GEIL	.: Peripheral In <u>N = 0:</u>	iterrupt Ena	ble bit						
		es all un-maske es all periphera		•						
	When IPE	N = 1:								
		es all low priori es all priority p								
bit 5	1 = Enable	MR0 Overflow s the TMR0 over s the TMR0 o	verflow inter	rupt						
bit 4	1 = Enable	T0 External In es the INT0 ext es the INT0 ex	ernal interru	upt						
bit 3	1 = Enable	Port Change In the RB port the RB port	change inte	rrupt						
bit 2	1 = TMR0	MR0 Overflow register has ov register did no	verflowed (n	-	ed in softw	are)				
bit 1	1 = The IN	T0 External In T0 external int T0 external int	errupt occu	rred (must b	e cleared ir	i software)				
bit 0	RBIF: RB Port Change Interrupt Flag bit 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state									
	Legend:									
	R = Reada	ble bit	W = Wr	itable bit	U = Unim	plemented	bit, read as	ʻ0'		
	- n = Value	at POR reset	'1' = Bit	is set	'0' = Bit is	cleared	x = Bit is	unknown		

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

© 7/99 Microchip Technology Inc.

	R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1	
	RBPU	INTEDG0	INTEDG1	INTEDG2		TMR0IP		RBIP	
	bit 7							bit 0	
bit 7	1 = All PO)RTB Pull-up RTB pull-ups B pull-ups are	are disabled		ort latch valu	es			
bit 6	 0 = PORTB pull-ups are enabled by individual port latch values INTEDG0:External Interrupt0 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge 								
bit 5	INTEDG1: External Interrupt1 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge								
bit 4	INTEDG2: External Interrupt2 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge								
bit 3	Unimplemented: Read as '0'								
bit 2	TMR0IP : TMR0 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority								
bit 1	Unimplem	nented: Read	as '0'						
bit 0	RBIP : RB Port Change Interrupt Priority bit 1 = High priority 0 = Low priority								
	Legend:								
	R = Reada	able bit	W = Wr	itable bit	U = Unimp	lemented	bit, read as	s 'O'	
	- n = Value	e at POR rese	t '1' = Bit	is set	'0' = Bit is	cleared	x = Bit is	unknown	

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

Register 7-3: INTCON3 Register

	R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
	INT2IP	INT1IP	_	INT2IE	INT1IE	—	INT2IF	INT1IF		
	bit 7	· · ·						bit 0		
bit 7	INT2IP: INT2 External Interrupt Priority bit 1 =High priority 0 =Low priority									
bit 6	<pre>INT1IP: INT1 External Interrupt Priority bit 1 =High priority 0 =Low priority</pre>									
bit 5	Unimplem	nented: Read	as '0'							
bit 4	INT2IE: INT2 External Interrupt Enable bit 1 =Enables the INT2 external interrupt 0 =Disables the INT2 external interrupt									
bit 3	INT1IE: INT1 External Interrupt Enable bit 1 =Enables the INT1 external interrupt 0 =Disables the INT1 external interrupt									
bit 2	Unimplemented: Read as '0'									
bit 1	 INT2IF: INT2 External Interrupt Flag bit 1 =The INT2 external interrupt occurred (must be cleared in software) 0 =The INT2 external interrupt did not occur 									
bit 0	INT1IF: INT1 External Interrupt Flag bit 1 =The INT1 external interrupt occurred (must be cleared in software) 0 =The INT1 external interrupt did not occur									
	U = me mi i external interrupt did not occur									
	Legend:									
	R = Reada	able bit	W = WI	ritable bit	U = Unim	plemented	bit, read as	· '0'		
	- n = Value	e at POR rese	t '1' = Bit	is set	'0' = Bit is	cleared	x = Bit is	unknown		

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

© 7/99 Microchip Technology Inc.

7.0.2 PIR REGISTERS

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to he number of peripheral interrupt sources, there are two Peripheral Interrupt Flag Registers (PIR1, PIR2).

Note 1:	Interrupt flag bits get set when an interrupt
	condition occurs, regardless of the state of
	its corresponding enable bit or the global
	enable bit, GIE (INTCON<7>).

Note 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt, and after servicing that interrupt.

7.0.3 PIE REGISTERS

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable Registers (PIE1, PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

7.0.4 IPR REGISTERS

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to on the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority Registers (IPR1, IPR2). The operation of the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

7.0.5 RCON REGISTER

The RCON register contains the bit which is used to enable prioritized interrupts (IPEN).

Register 7-4: RCON Register

	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	
	IPEN	LWRT	—	RI	TO	PD	POR	BOR	
	bit 7							bit 0	
bit 7	1 = Enable	errupt Priority e priority level e priority leve	s on interrup		compatibilit	y mode)			
bit 6		ng Write Ena of bit operati		ster 4-1					
bit 5	Unimplem	nented: Read	l as '0'						
bit 4	RI: Reset Instruction Flag bit For details of bit operation see Register 4-1								
bit 3	TO: Watchdog Time-out Flag bit For details of bit operation see Register 4-1								
bit 2	PD: Power-down Detection Flag bit For details of bit operation see Register 4-1								
bit 1	POR: Power-on Reset Status bit For details of bit operation see Register 4-1								
bit 0	BOR: Brown-out Reset Status bit For details of bit operation see Register 4-1								
	Legend:								
	R = Reada	able bit	W = Wr	itable bit	U = Unimp	lemented	bit, read as	'0'	

'1' = Bit is set

n = Value at POR reset

'0' = Bit is cleared

x = Bit is unknown

	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0					
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF					
	bit 7							bit 0					
	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0					
PIR2	—	—	—	_	BCLIF	LVDIF	TMR3IF	CCP2IF					
	bit 7							bit 0					
PIR1	bit 7	 bit 7 PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred 											
	bit 6												
	bit 5	 RCIF: USART Receive Interrupt Flag bit 1 = The USART receive buffer, RCREG, is full (cleared when RCREG is read) 0 = The USART receive buffer is empty 											
	bit 4	 TXIF: USART Transmit Interrupt Flag bit 1 = The USART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0 = The USART transmit buffer is full 											
	bit 3	 SSPIF: Master Synchronous Serial Port Interrupt Flag bit 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive 											
	bit 2	CCP1IF: CCP1 Interrupt Flag bit <u>Capture Mode</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred											
		Compare Mod 1 = A TMR1 r (must be 0 = No TMR1	egister comp cleared in so	ftware)									
		<u>PWM Mode</u> Unused in this mode											
	bit 1	 TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred 											
	bit 0	TMR1IF: TMR 1 = TMR1 reg (must be c 0 = TMR1 reg	ister overflov leared in sof	ved tware)	bit								

Register 7-5: Peripheral Interrupt Request (Flag) Registers (cont'd)

PIR2	bit 7-4	bit 7-4 Unimplemented: Read as '0'								
	bit 3	 BCLIF: Bus Collision Interrupt Flag bit 1 = A Bus Collision occurred (must be cleared in software) 0 = No Bus Collision occurred 								
	bit 2	 LVDIF: Low-Voltage Detect Interrupt Flag bit 1 = A low voltage condition occurred (must be cleared in software) 0 = The device voltage is above the Low Voltage Detect trip point TMR3IF: TMR3 Overflow Interrupt Flag bit 1 = TMR3 register overflowed (must be cleared in software) 0 = TMR3 register did not overflow 								
	bit 1									
	bit 0									
		<u>Compare Mode</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred								
		<u>PWM Mode</u> Unused in this mod	е							
	Legend	1:								
	R = Re	adable bit	W = Writable bit	U = Unimplemented b	pit, read as '0'					
	- n = Va	alue at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

			-	-								
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE				
	bit 7							bit 0				
	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
PIE2		_	—	—	BCLIE	LVDIE	TMR3IE	CCP2IE				
	bit 7							bit 0				
PIE1		PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit 1 = Enables the PSP read/write interrupt 0 = Disables the PSP read/write interrupt										
	DILO	ADIE: A/D Cor 1 = Enables th 0 = Disables th	e A/D interru	upt	it.							
		RCIE: USART 1 = Enables th 0 = Disables th	e USART re	ceive interrup	ot							
	bit 4	TXIE : USART 1 = Enables th 0 = Disables th	e USART tra	ansmit interru	pt							
	bit 3	SSPIE : Master 1 = Enables th 0 = Disables th	e MSSP inte	errupt	Interrupt E	nable bit						
	bit 2	CCP1IE : CCP 1 = Enables th 0 = Disables th	e CCP1 inte	rrupt								
	bit 1	TMR2IE: TMR 1 = Enables th 0 = Disables th	2 to PR2 Ma e TMR2 to F	atch Interrupt PR2 match in	terrupt							
	bit 0	TMR1IE : TMR 1 = Enables th 0 = Disables th	1 Overflow I e TMR1 ove	nterrupt Enat	ble bit t							
PIE2	bit 7-4	Unimplement	ed: Read as	'0'								
	bit 3	BCLIE: Bus Control 1 = Enabled 0 = Disabled	ollision Inter	rupt Enable b	it							
	bit 2	LVDIE: Low-vo 1 = Enabled 0 = Disabled	Itage Detect	Interrupt En	able bit							
	bit 1	Dit 1TMR3IE: TMR3 Overflow Interrupt Enable bit1 = Enables the TMR3 overflow interrupt										
	bit 0	0 = Disables the TMR3 overflow interrupt Dit 0 CCP2IE: CCP2 Interrupt Enable bit 1 = Enables the CCP2 interrupt 0 = Disables the CCP2 interrupt										
	Legend:											
		able bit	W = W	ritable bit	U = Unimp	plemented k	oit, read as	'0'				
	R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'- n = Value at POR reset'1' = Bit is set'0' = Bit is cleared $x = Bit is unknown$											

Register 7-6: Peripheral Interrupt Enable Registers

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1							
PR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP							
	bit 7							bit 0							
	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1							
R2	—	—		—	BCLIP	LVDIP	TMR3IP	CCP2IP							
	bit 7							bit 0							
PR1	bit 7	<pre>bit 7 PSPIP: Parallel Slave Port Read/Write Interrupt Priority bit 1 = High priority 0 = Low priority</pre>													
	bit 6	ADIP: A/D Converter Interrupt Priority bit 1 = High priority 0 = Low priority													
	bit 5	RCIP : USART Receive Interrupt Priority bit 1 = High priority													
	bit 4	 0 = Low priority TXIP: USART Transmit Interrupt Priority bit 1 = High priority 0 = Low priority 													
	bit 3	 a Low priority SSPIP: Master Synchronous Serial Port Interrupt Priority bit 1 = High priority 0 = Low priority 													
	bit 2	CCP1IP: CCP1 Interrupt Priority bit 1 = High priority 0 = Low priority													
	bit 1	 TMR2IP: TMR2 to PR2 Match Interrupt Priority bit 1 = High priority 0 = Low priority 													
	bit 0	 a Elow priority TMR1IP: TMR1 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority 													
R2	bit 7-4	Unimplement	ed: Read as	s '0'											
	bit 3	BCLIP: Bus Collision Interrupt Priority bit 1 = High priority 0 = Low priority													
	bit 2	LVDIP: Low-voltage Detect Interrupt Priority bit 1 = High priority 0 = Low priority													
	bit 1	TMR3IP : TMR3 Overflow Interrupt Priority bit 1 = High priority													
	bit 0	 0 = Low priority CCP2IP: CCP2 Interrupt Priority bit 1 = High priority 0 = Low priority 													
	Legend:														
	-	dable bit	W =	Writable bit	U = l	Jnimplemen	ited bit, rea	d as '0'							
			••		U - U										

Register 7-7: Peripheral Interrupt Priority Registers

7.0.6 INT0 INTERRUPT

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge triggered: either rising if the corresponding INTEDGx bit is set in the INTCON2 register, or falling, if the INTEDGx bit is clear. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit INTxF is set. This interrupt can be disabled by clearing the corresponding enable bit INTxE. Flag bit INTxF must be cleared in software in the interrupt service routine before re-enabling the interrupt. All external interrupts (INT0, INT1 and INT2) can wake-up the processor from SLEEP, if bit INTxE was set prior to going into SLEEP. If the global interrupt enable bit GIE set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

7.0.7 TMR0 INTERRUPT

In 8-bit mode (which is the default), an overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit TMR0IF. In 16-bit mode, an overflow (FFFh \rightarrow 0000h) in the

TMR0H:TMR0L registers will set flag bit TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit TMR0IP (INTCON2<2>). See Section 8.0 for further details on the Timer0 module.

7.0.8 PORTB INTERRUPT ON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<3>). Interrupt priority for PORTB Interrupt on change is determined by the value contained in the interrupt priority bit RBIP (INTCON2<0>).

7.1 Context Saving During Interrupts

During an interrupt, the return PC value is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (See Section 4.3), the user may need to save the WREG, STATUS and BSR registers in software. Depending on the user's application, other registers may also need to be saved. Example 6-1 saves and restores the WREG, STATUS and BSR registers during an interrupt service routine.

EXAMPLE 7-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

MOVWE W_TEMP ; W TEMP is in virtual bank MOVFF STATUS, STATUS TEMP ; STATUS TEMP located anywhere MOVFF BSR, BSR_TEMP ; BSR located anywhere ; USER ISR CODE ; MOVFF BSR_TEMP, BSR ; Restore BSR MOVF W_TEMP, W ; Restore WREG MOVFF STATUS_TEMP, STATUS ; Restore STATUS

NOTES:

8.0 I/O PORTS

Depending on the device selected, there are either five ports or three ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation. These registers are:

- TRIS register (Data Direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

The data latch (LAT register) is useful for read-modify-write operations on the value that the $\ensuremath{\text{I/O}}$ pins are driving.

8.1 PORTA, TRISA and LATA Registers

PORTA is a 6-bit wide bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (=1) will make the corresponding PORTA pin an input, (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISA bit (=0) will make the corresponding PORTA pin an output, (i.e., put the contents of the output latch on the selected pin).

Note: On a Power-on Reset, these pins are configured as inputs and read as '0'.

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch.

The Data Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register reads and writes the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

The other PORTA pins are multiplexed with analog inputs and the analog VREF+ and VREF- inputs. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note: On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 8-1: INITIALIZING PORTA

CLRF PORTA	<pre>; Initialize PORTA by ; clearing output ; data latches</pre>
CLRF LATA	<pre>; data latenes ; Alternate method ; to clear output ; data latches</pre>
MOVLW 0x07	; Configure A/D
MOVWF ADCON1	; for digital inputs
MOVLW 0xCF	; Value used to ; initialize data ; direction
MOVWF TRISA	; Set RA<3:0> as inputs ; RA<5:4> as outputs






FIGURE 8-2: BLOCK DIAGRAM OF RA4/ T0CKI PIN





Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input
RA1/AN1	bit1	TTL	Input/output or analog input
RA2/AN2/VREF-	bit2	TTL	Input/output or analog input or VREF-
RA3/AN3/VREF+	bit3	TTL	Input/output or analog input or VREF+
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0 Output is open drain type
RA5/SS/AN4/LVDIN	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input, or low voltage detect input
OSC2/CLKO/RA6	bit6		OSC2 or clock output or I/O pin

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 8-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
PORTA	—	RA6	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
LATA	_	Latch A D	ata Outpu	t Register				xx xxxx	uu uuuu	
TRISA	—	PORTA D	ata Directi	on Registe	ər			11 1111	11 1111	
ADCON1	ADFM	ADCS2	_		PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

8.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (=1) will make the corresponding PORTB pin an input, (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISB bit (=0) will make the corresponding PORTB pin an output, (i.e. put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register reads and writes the latched output value for PORTB.

EXAMPLE 8-2: INITIALIZING PORTB

CLRF	PORTB	; Initialize PORTB by ; clearing output
		<i>i</i> data latches
CLRF	LATB	; Alternate method
		; to clear output
		; data latches
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit $\overline{\text{RBPU}}$ (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF instruction). This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 8-4: BLOCK DIAGRAM OF RB7:RB4 PINS






FIGURE 8-5: BLOCK DIAGRAM OF RB2:RB0 PINS







Name	Bit#	Buffer	Function				
RB0/INT0	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input1. Internal software programmable weak pull-up.				
RB1/INT1	bit1	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input2. Internal software programma- ble weak pull-up.				
RB2/INT2	bit2	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input3. Internal software programmable weak pull-up.				
RB3/CCP2 ⁽³⁾	bit3	TTL/ST ⁽⁴⁾	Input/output pin. Capture2 input/Compare2 output/PWM output when CCP2MX configuration bit is enabled. Internal software programmable weak pull-up.				
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programma- ble weak pull-up.				
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programma- ble weak pull-up.				
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programma- ble weak pull-up. Serial programming clock.				
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programma- ble weak pull-up. Serial programming data.				

TABLE 8-3:PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: A device configuration bit selects which I/O pin the CCP2 pin is multiplexed on.

4: This buffer is a Schmitt Trigger input when configured as the CCP2 input.

TABLE 8-4:SUMMARY OF REGISTERS
ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
LATB	LATB Da	ta Output Re	gister							
TRISB	PORTB	Data Direction	n Register						1111 1111	1111 1111
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	x000 0000x	0000 000u
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	—	RBIP	1111 -1-1	1111 -1-1
INTCON3	INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF	11-0 0-00	11-0 0-00

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

8.3 PORTC, TRISC and LATC Registers

PORTC is an 8 bit wide bi-directional port. The corresponding Data Direction Register is TRISC. Setting a TRISC bit (=1) will make the corresponding PORTC pin an input, (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISC bit (=0) will make the corresponding PORTC pin an output, (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register reads and writes the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 8-5). PORTC pins have Schmitt Trigger input buffers.


When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register, without concern due to peripheral overrides.

EXAMPLE 8-3: INITIALIZING PORTC

CLRF 1		Initialize PORTC by clearing output
		data latches
CLRF 1	LATC ;	Alternate method
	;	to clear output
	;	data latches
MOVLW 02	kCF ;	Value used to
	;	initialize data
	;	direction
MOVWF TH	RISC ;	Set RC<3:0> as inputs
	;	RC<5:4> as outputs
	;	RC<7:6> as inputs

FIGURE 8-7: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input
Compa			Input/output port pin, Timer1 oscillator input, or Capture2 input/ Compare2 output/PWM output when CCP2MX configuration bit is disabled.
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I^2C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output
RC6/TX/CK	bit6	ST	Input/output port pin, Addressable USART Asynchronous Transmit, or Addressable USART Synchronous Clock
RC7/RX/DT	bit7	ST	Input/output port pin, Addressable USART Asynchronous Receive, or Addressable USART Synchronous Data

TABLE 8-5: PORTC FUNCTIONS

Legend: ST = Schmitt Trigger input

TABLE 8-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
LATC	LATC Da	ta Output F		xxxx xxxx	uuuu uuuu					
TRISC	PORTC I	Data Direct	ion Registe	r					1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

8.4 PORTD, TRISD and LATD Registers

This section is applicable to only the PIC18C4X2 devices.

PORTD is an 8 bit wide bi-directional port. The corresponding Data Direction Register is TRISD. Setting a TRISD bit (=1) will make the corresponding PORTD pin an input, (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISD bit (=0) will make the corresponding PORTD pin an output, (i.e., put the contents of the output latch on the selected pin).

The Data Latch Register (LATD) is also memory mapped. Read-modify-write operations on the LATD register reads and writes the latched output value for PORTD.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See Section 8.6 for additional information on the Parallel Slave Port (PSP).

EXAMPLE 8-4: INITIALIZING PORTD

CLRF	PORTD	; Initialize PORTD by ; clearing output
		; data latches
CLRF	LATD	; Alternate method
		; to clear output
		; data latches
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISD	; Set RD<3:0> as inputs
		; RD<5:4> as outputs
		; RD<7:6> as inputs

FIGURE 8-8: PORTD BLOCK DIAGRAM IN I/O PORT MODE




TABLE 8-7:PORTD FUNCTIONS

Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit0
RD1/PSP1	bit1	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit1
RD2/PSP2	bit2	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit2
RD3/PSP3	bit3	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit3
RD4/PSP4	bit4	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit4
RD5/PSP5	bit5	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit5
RD6/PSP6	bit6	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit6
RD7/PSP7	bit7	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit7

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffer when in Parallel Slave Port Mode.

TABLE 8-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
LATD	LATD D	ata Outpu	ut Register		xxxx xxxx	uuuu uuuu				
TRISD	PORTD Data Direction Register								1111 1111	1111 1111
TRISE	IBF	OBF	IBOV	PSPMODE		PORTE	Data Directi	on Bits	0000 -111	0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTD.

8.5 PORTE, TRISE and LATE Registers

This section is only applicable to the PIC18C4X2 devices.

PORTE is an 3 bit wide bi-directional port. The corresponding Data Direction Register is TRISE. Setting a TRISE bit (=1) will make the corresponding PORTE pin an input, (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISE bit (=0) will make the corresponding PORTE pin an output, (i.e., put the contents of the output latch on the selected pin).

The Data Latch Register (LATE) is also memory mapped. Read-modify-write operations on the LATE register reads and writes the latched output value for PORTE.

PORTE has three pins RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7, which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

Figure 8-1 shows the TRISE register, which also controls the parallel slave port operation. Capture2 input/ Compare2 output/PWM output when CCP2MX configuration bit is enabled.

PORTE pins are multiplexed with analog inputs. When selected as an analog input, these pins will read as '0's.


TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note:	On a Power-on Reset, these pins are con-
	figured as analog inputs.

EXAMPLE 8-5: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by
		; clearing output
		; data latches
CLRF	LATE	; Alternate method
		; to clear output
		; data latches
MOVLW	0x07	; Configure A/D
MOVWF	ADCON1	; for digital inputs
MOVLW	0x03	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RE<0> as inputs
		; RE<1> as outputs
		; RE<2> as inputs

FIGURE 8-9: PORTE BLOCK DIAGRAM IN I/O PORT MODE



Registe	er 8-1:	TRISE F	Register					
	R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
	IBF	OBF	IBOV	PSPMODE		TRISE2	TRISE1	TRISE0
	bit 7							bit 0
bit 7	IBF: In	put Buffer	Full Status b	bit				
			een received been receive	d and waiting to be	read by t	he CPU		
bit 6	OBF: (Dutput Buf	fer Full Statu	s bit				
	1 = Th	e output b	uffer still hold	ls a previously writt	en word			
			uffer has bee					
bit 5	IBOV:	Input Buffe	er Overflow D	Detect bit (in microp	rocessor	mode)		
			rred when a pared in softwa	previously input wo are)	rd has no	ot been read		
	0 = No	overflow of	occurred					
bit 4	PSPM	ODE: Para	allel Slave Po	rt Mode Select bit				
			e port mode bose I/O mod	٩				
bit 3			Read as '0					
bit 2	-		ection contro					
	1 = Inp	out						
	0 = Ou							
bit 1	TRISE	1 : RE1 dir	ection contro	l bit				
	1 = Inp 0 = Ou							
bit 0	TRISE	0 : RE0 dir	ection contro	l bit				
	1 = Inp							
	0 = Ou	tput						
	Legend	d:						
	R = Re	adable bit	W =	Writable bit				
			•• -					

U = Unimplemented bit, read as '0'

- n = Value at POR reset

Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit0	ST/TTL ⁽¹⁾	Input/output port pin or read control input in parallel slave port mode or analog input: RD 1 = Not a read operation 0 = Read operation. Reads PORTD register (if chip selected)
RE1/WR/AN6	bit1	ST/TTL ⁽¹⁾	Input/output port pin or write control input in parallel slave port mode or analog input: WR 1 = Not a write operation 0 = Write operation. Writes PORTD register (if chip selected)
RE2/CS/AN7	bit2	ST/TTL ⁽¹⁾	Input/output port pin or chip select control input in parallel slave port mode or analog input: CS 1 = Device is not selected 0 = Device is selected

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port Mode.

TABLE 8-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
PORTE	_	—	—	_	—	RE2	RE1	RE0	000	000
LATE	—	—	—	_	—	LATE Data Output Register			xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Data Direction Bits			0000 -111	0000 -111
ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	0000	0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

8.6 Parallel Slave Port


The Parallel Slave Port is implemented on the 40-pin devices only (PIC18C4X2).

PORTD operates as an 8-bit wide Parallel Slave Port, or microprocessor port when control bit PSPMODE (TRISE<4>) is set. In slave mode it is asynchronously readable and writable by the external world through RD control input pin RE0/RD and WR control input pin RE1/WR.

It can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD to be the RD input, RE1/WR to be the WR input and RE2/CS to be the CS (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits PCFG2:PCFG0 (ADCON1<2:0>) must be set, which will configure pins RE2:RE0 as digital I/O.

A write to the PSP occurs when both the \overline{CS} and \overline{WR} lines are first detected low. A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low.

The PORTE I/O pins become control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs), and the ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.







FIGURE 8-11: PARALLEL SLAVE PORT WRITE WAVEFORMS






FIGURE 8-12: PARALLEL SLAVE PORT READ WAVEFORMS

TABLE 8-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
PORTD	RTD Port data latch when written; port pins when read									uuuu uuuu
LATD	LATD Data Output Bits									uuuu uuuu
TRISD	PORTD Data Direction Bits								1111 1111	1111 1111
PORTE	—	_	_	_	_	RE2	RE1	RE0	000	000
LATE	_	—	_	-	_	LATE Data	a Output Bit	3	xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE D	ata Directio	n Bits	0000 -111	0000 -111
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IF	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	0000	0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Parallel Slave Port.

NOTES:

9.0 TIMER0 MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/ counter
- Readable and writable

bit 7

- Dedicated 8-bit software programmable prescaler
- Clock source selectable to be external or internal
- Interrupt on overflow from FFh to 00h in 8-bit mode and FFFFh to 0000h in 16-bit mode
- Edge select for external clock

Register 9-1: T0CON: Timer0 Control Register

TMR0ON: Timer0 On/Off Control bit

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0


1 = Enables Timer0 0 = Stops Timer0 bit 6 T08BIT: Timer0 8-bit/16-bit Control bit 1 = Timer0 is configured as an 8-bit timer/counter 0 = Timer0 is configured as a 16-bit timer/counter TOCS: Timer0 Clock Source Select bit bit 5 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) TOSE: Timer0 Source Edge Select bit bit 4 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on TOCKI pin bit 3 PSA: Timer0 Prescaler Assignment bit 1 = TImer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output TOPS2:TOPSO: Timer0 Prescaler Select bits bit 2:0 111 = 1:256 prescale value 110 = 1:128 prescale value 101 = 1:64 prescale value 100 = 1:32 prescale value 011 = 1:16 prescale value 010 = 1:8 prescale value 001 = 1:4 prescale value 000 = 1:2 prescale value Leaend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			


Figure 9-1 shows a simplified block diagram of the Timer0 module in 8-bit mode and Figure 9-1 shows a simplified block diagram of the Timer0 module in 16-bit mode.

The TOCON register is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.









9.1 <u>Timer0 Operation</u>

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing the T0CS bit. In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit. In counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (T0SE). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

9.2 <u>Prescaler</u>

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and T0PS2:T0PS0 bits determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF TMR0, MOVWF TMR0, BSF TMR0, x....etc.) will clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count, but will not change the prescaler
	assignment.

9.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, (i.e., it can be changed "on-the-fly" during program execution).

9.3 <u>Timer0 Interrupt</u>

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode or FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit. The TMR0IE bit must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut off during SLEEP.

9.4 <u>16-Bit Mode Timer Reads and Writes</u>

TMR0H is not the high byte of the timer/counter in 16bit mode, but is actually a buffered version of the high byte of Timer0 (refer to Figure 9-1). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16-bits of Timer0 without having to verify that the read of the high and low byte were valid due to a rollover between successive reads of the high and low byte.

A write to the high byte of Timer0 must also take place through the TMR0H buffer register. Timer0 high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
TMR0L	Timer0 Mod	ner0 Module's Low Byte Register								uuuu uuuu
TMR0H	Timer0 Mod	ïmer0 Module's High Byte Register								0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	1111 1111
TRISA	—	_	PORTA D	ORTA Data Direction Register						11 1111

TABLE 9-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

NOTES:

10.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (Two 8-bit registers; TMR1H and TMR1L)
- Readable and writable (Both registers)
- · Internal or external clock select

- Interrupt on overflow from FFFFh to 0000h
- · Reset from CCP module special event trigger

Register 10-1: T1CON: Timer1 Control Register

.... ------ - - - --- - - - -

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	l
bit 7							bit 0	

bit 7 RD16: 16-bit Read/Write Mode Enable bit

1 = Enables register Read/Write of TImer1 in one 16-bit operation 0 = Enables register Read/Write of Timer1 in two 8-bit operations

bit 6 Unimplemented: Read as '0'

- bit 5:4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits
 - 11 = 1:8 Prescale value 10 = 1:4 Prescale value
 - 01 = 1:2 Prescale value 00 = 1:1 Prescale value
- bit 3 T1OSCEN: Timer1 Oscillator Enable bit

1 = Timer1 Oscillator is enabled 0 = Timer1 Oscillator is shut off.

The oscillator inverter and feedback resistor are turned off to eliminate power drain

T1SYNC: Timer1 External Clock Input Synchronization Select bit bit 2

When TMR1CS = 1:

1 = Do not synchronize external clock input

0 = Synchronize external clock input

When TMR1CS = 0:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

TMR1CS: Timer1 Clock Source Select bit

- 1 = External clock from pin RC0/T10S0/T13CKI (on the rising edge)
- 0 = Internal clock (Fosc/4)

bit 0 TMR10N: Timer1 On bit

- 1 = Enables Timer1
- 0 = Stops Timer1

Legend.

bit 1

R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'	
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

Figure 10-1 is a simplified block diagram of the Timer1 module.

Register 10-1 shows the Timer1 control register. This register controls the operating mode of the Timer1 module as well as contains the Timer1 oscillator enable bit (T1OSCEN). Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

10.1 <u>Timer1 Operation</u>

Timer1 can operate in one of these modes:


- As a timer
- · As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

When TMR1CS = 0, Timer1 increments every instruction cycle. When TMR1CS = 1, Timer1 increments on every rising edge of the external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Timer1 also has an internal "reset input". This reset can be generated by the CCP module (Section 13.0).






FIGURE 10-1: TIMER1 BLOCK DIAGRAM

10.2 <u>Timer1 Oscillator</u>

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 10-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

TABLE 10-1: CAPACITOR SELECTION FOR THE ALTERNATE OSCILLATOR

Osc Type	Freq	C1	C2						
LP	32 kHz	TBD ⁽¹⁾	TBD ⁽¹⁾						
Crystal to be Tested:									
32.768 kHz Epson C-001R32.768K-A 20									
poin 2: Hig of t star 3: Sin chá res pria	nt in validating her capacitan he oscillator tt-up time ce each resor vacteristics, th onator/crystal ate values of e pacitor values	sts 33 pF as a the oscillator ce increases out also increa nator/crystal h ne user should manufacturer external compo are for design	r circuit. the stability ases the as its own d consult the for appro- onents.						

10.3 <u>Timer1 Interrupt</u>

The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

10.4 <u>Resetting Timer1 using a CCP Trigger</u> <u>Output</u>

If the CCP module is configured in compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note:	The spe	cial e	event	trigg	ers from th	he CC	P1
	module will not set interrupt flag						
	TMR1IF	(PIR	1<0>).			

Timer1 must be configured for either timer or synchronized counter mode to take advantage of this feature. If Timer1 is running in asynchronous counter mode, this reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer1.

10.5 <u>Timer1 16-Bit Read/Write Mode</u>

Timer1 can be configured for 16-bit reads and writes (see Figure 10-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16-bits of Timer1 without having to determine whether a read of the high byte followed by a read of the low byte is valid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H buffer register. Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 high byte buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TMR1L	Holding reg	olding register for the Least Significant Byte of the 16-bit TMR1 register							xxxx xxxx	uuuu uuuu
TMR1H	Holding reg	olding register for the Most Significant Byte of the 16-bit TMR1 register								uuuu uuuu
T1CON			T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu

TABLE 10-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

NOTES:

11.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register shown in Register 11-1. Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption. Figure 11-1 is a simplified block diagram of the Timer2 module. Figure 11-1 shows the Timer2 control register. The prescaler and postscaler selection of Timer2 are controlled by this register.

11.1 <u>Timer2 Operation</u>

Timer2 can be used as the PWM time-base for the PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>). The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device reset (Power-on Reset, MCLR reset, Watchdog Timer reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

Register 11-1: T2CON: Timer2 Control Register

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0		
bit							bit 0		
7									
Unim	Unimplemented: Read as '0'								
TOUT	TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits								

0000 = 1:1 Postscale 0001 = 1:2 Postscale •

•

bit 7 bit 6:3

1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on

0 = Timer2 is off

bit 1:0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16

l eaend.

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

11.2 <u>Timer2 Interrupt</u>

The Timer2 module has an 8-bit period register PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon reset.



11.3 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module, which optionally uses it to generate the shift clock.




TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TMR2	Timer2 mod	lule's register	_	_		_		_	0000 0000	0000 0000
T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
PR2	Timer2 Peri	od Register		1111 1111	1111 1111					

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

NOTES:

12.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter (Two 8-bit registers; TMR3H and TMR3L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- Reset from CCP module trigger

Figure 12-1 is a simplified block diagram of the Timer3 module.

Register 12-1 shows the Timer3 control register. This register controls the operating mode of the Timer3 module and sets the CCP clock source.

Register 10-1 shows the Timer1 control register. This register controls the operating mode of the Timer1 module, as well as contains the Timer1 oscillator enable bit (T1OSCEN), which can be a clock source for Timer3.

Register 12-1: T3CON: Timer3 Control Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	
bit 7							bit 0	

bit 7	RD16: 16-bit Read/Write M			
	 1 = Enables register Read/ 0 = Enables register Read/ 		•	
1.1.0.0	•		•	
bit 6,3	T3CCP2:T3CCP1: Timer3 1x = Timer3 is the clock so			
	01 = Timer3 is the clock so			
	Timer1 is the clock so			
	00 = Timer1 is the clock so			
bit 5:4	T3CKPS1:T3CKPS0: Time	r3 Input Clock Presca	ale Select bits	
	11 = 1:8 Prescale value			
	10 = 1:4 Prescale value			
	01 = 1:2 Prescale value			
	00 = 1:1 Prescale value			
bit 2	T3SYNC: Timer3 External			
	(Not usable if the system cl	ock comes from Time	3°17 Timer3)	
	<u>When TMR3CS = 1:</u>			
	 1 = Do not synchronize ext 0 = Synchronize external 	•		
	-			
	<u>When TMR3CS = 0:</u> This bit is ignored. Timer3 u	uses the internal clock	k when TMP3CS = 0	
bit 1	TMR3CS: Timer3 Clock So		k when hwittbeb = 0.	
			r T1CKI (on the rising edge after the first falling	a
	edge)	In Timer T Oscillator Of		y
	0 = Internal clock (Fosc/4)			
bit 0	TMR3ON: Timer3 On bit			
	1 = Enables Timer3			
	0 = Stops Timer3			
	Legend:			
	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
	- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown	

12.1 <u>Timer3 Operation</u>

Timer3 can operate in one of these modes:


- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>).


When TMR3CS = 0, Timer3 increments every instruction cycle. When TMR3CS = 1, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Timer3 also has an internal "reset input". This reset can be generated by the CCP module (Section 12.0).







12.2 <u>Timer1 Oscillator</u>

The Timer1 oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. The oscillator is a low power oscillator rated up to 200 KHz. See Section 10.0 for further details.

12.3 <u>Timer3 Interrupt</u>

The TMR3 Register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR3IF (PIR2<1>). This interrupt can be enabled/disabled by setting/clearing TMR3 interrupt enable bit TMR3IE (PIE2<1>).

12.4 <u>Resetting Timer3 Using a CCP Trigger</u> <u>Output</u>

If the CCP module is configured in compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer3.

Note:	The special event triggers from the CCP								
	module will not set interrupt flag bit								
	TMR3IF (PIR1<0>).								

Timer3 must be configured for either timer or synchronized counter mode to take advantage of this feature. If Timer3 is running in asynchronous counter mode, this reset operation may not work. In the event that a write to Timer3 coincides with a special event trigger from CCP1, the write will take precedence. In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer3.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR2	_	_	_	_	BCLIF	LVDIF	TMR3IF	CCP2IF	0000 0000	0000 0000
PIE2	—	_	—		BCLIE	LVDIE	TMR3IE	CCP2IE	0000 0000	0000 0000
IPR2	—	_	—	-	BCLIP	LVDIP	TMR3IP	CCP2IP	0000 0000	0000 0000
TMR3L	Holding register for the Least Significant Byte of the 16-bit TMR3 register									uuuu uuuu
TMR3H	Holding register for the Most Significant Byte of the 16-bit TMR3 register									uuuu uuuu
T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
T3CON	—	T3CKPS2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	-000 0000	-uuu uuuu

TABLE 12-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

NOTES:

13.0 CAPTURE/COMPARE/PWM (CCP) MODULES

Each CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit capture register, as a 16-bit compare register or as a PWM master/slave Duty Cycle register. Table 13-1 shows the timer resources of the CCP module modes. The operation of CCP1 is identical to that of CCP2, with the exception of the special event trigger. Therefore, operation of a CCP module in the following sections is described with respect to CCP1.

Table 13-2 shows the interaction of the CCP modules.

Register 13-1: CCP1CON Register/CCP2CON Register

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

- bit 7:6 Unimplemented: Read as '0'
- bit 5:4 DCxB1:DCxB0: PWM Duty Cycle bit1 and bit0 Capture Mode: Unused

Compare Mode:

Unused

PWM Mode:

These bits are the two LSbs (bit1 and bit0) of the 10-bit PWM duty cycle. The upper eight bits (DCx9:DCx2) of the duty cycle are found in CCPRxL.

bit 3:0 CCPxM3:CCPxM0: CCPx Mode Select bits

0000 = Capture/Compare/PWM off (resets CCPx module)

- 0001 = Reserved
- 0010 = Compare mode, toggle output on match (CCPxIF bit is set)
- 0011 = Reserved
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode,
 - Initialize CCP pin Low, on compare match force CCP pin High (CCPIF bit is set)
- 1001 = Compare mode, Initialize CCP pin High, on compare match force CCP pin Low (CCPIF bit is set)
- 1010 = Compare mode, Generate software interrupt on compare match (CCPIF bit is set, CCP pin is unaffected)
- 1011 = Compare mode, Trigger special event (CCPIF bit is set)
- 11xx = PWM mode

Leg	end:						
_	_						

R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

13.1 <u>CCP1 Module</u>

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

TABLE 13-1: CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2

13.2 CCP2 Module

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

TABLE 13-2: INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	TMR1 or TMR3 time-base. Time base can be different for each CCP.
Capture	Compare	The compare could be configured for the special event trigger, which clears either TMR1 or TMR3 depending upon which time base is used.
Compare	Compare	The compare(s) could be configured for the special event trigger, which clears TMR1 or TMR3 depending upon which time base is used.
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None

13.3 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16bit value of the TMR1 or TMR3 registers when an event occurs on pin RC2/CCP1. An event is defined as:

- every falling edge
- every rising edge
- every 4th rising edge
- every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

13.3.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 is configured as an out-
	put, a write to the port can cause a capture
	condition.

13.3.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (either Timer1 and/or Timer3) must be running in timer mode or synchronized counter mode. In asynchronous counter mode, the capture operation may not work. The timer to be used with each CCP module is selected in the T3CON register.

13.3.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in operating mode.

13.3.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off or the CCP module is not in capture mode, the prescaler counter is cleared. This means that any reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 13-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 13-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON, F	;	Turn CCP module off
MOVLW	NEW_CAPT_PS	;	Load WREG with the
		;	new prescaler mode
		;	value and CCP ON
MOVWF	CCP1CON	;	Load CCP1CON with
		;	this value




FIGURE 13-1: CAPTURE MODE OPERATION BLOCK DIAGRAM

13.4 <u>Compare Mode</u>

In Compare mode, the 16-bit CCPR1 (CCPR2) register value is constantly compared against either the TMR1 register pair value or the TMR3 register pair value. When a match occurs, the RC2/CCP1 (RC1/CCP2) pin is:

- driven High
- driven Low
- toggle output (High to Low or Low to High)
- · remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP2M3:CCP2M0). At the same time, interrupt flag bit CCP1IF (CCP2IF) is set.

13.4.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRISC bit.

Note:	Clearing the CCP1CON register will force
	the RC2/CCP1 compare output latch to the
	default low level. This is not the data latch.

13.4.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

13.4.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

13.4.4 SPECIAL EVENT TRIGGER


In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCPx resets either the TMR1 or TMR3 register pair. Additionally, the CCP2 Special Event Trigger will start an A/D conversion if the A/D module is enabled.

Note: The special event trigger from the CCP2 module will not set the Timer1 or Timer3 interrupt flag bits.

FIGURE 13-2: COMPARE MODE OPERATION BLOCK DIAGRAM



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	x000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TRISC	PORTC Data Direction Register						1111 1111	1111 1111		
TMR1L	Holding reg	gister for the L	east Significa.	ant Byte of the	e 16-bit TMR1	register			xxxx xxxx	uuuu uuuu
TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1register							xxxx xxxx	uuuu uuuu	
T1CON	—	_	T1CKPS1	T1CKPS0	T1OSCEN T1SYNC TMR1CS TMR1ON			00 0000	uu uuuu	
CCPR1L	Capture/Co	ompare/PWM	register1 (LS	B)					xxxx xxxx	uuuu uuuu
CCPR1H	Capture/Co	ompare/PWM	register1 (MS	SB)					xxxx xxxx	uuuu uuuu
CCP1CON	—	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCPR2L	Capture/Co	ompare/PWM	register2 (LS	B)					xxxx xxxx	uuuu uuuu
CCPR2H	Capture/Co	ompare/PWM	register2 (MS	SB)					xxxx xxxx	uuuu uuuu
CCP2CON		—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
PIR2		—	_	_	BCLIF	LVDIF	TMR3IF	CCP2IF	0000 0000	0000 0000
PIE2		—	_	_	BCLIE	LVDIE	TMR3IE	CCP2IE	0000 0000	0000 0000
IPR2	—	—	_	_	BCLIP	LVDIP	TMR3IP	CCP2IP	0000 0000	0000 0000
TMR3L	Holding register for the Least Significant Byte of the 16-bit TMR3 register								xxxx xxxx	uuuu uuuu
TMR3H	Holding reg	gister for the N	/lost Significa	nt Byte of the	16-bit TMR3 I	egister			xxxx xxxx	uuuu uuuu
T3CON	—	T3CKPS2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	-000 0000	-uuu uuuu

	TABLE 13-3:	REGISTERS ASSOCIATED WITH CAPTURE	E. COMPARE, TIMER1 AND TIMER3
--	-------------	--	-------------------------------

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'.

Shaded cells are not used by Capture and Timer1.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2x2 devices. Always maintain these bits clear.

13.5 <u>PWM Mode</u>


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data
	latch.

Figure 13-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step by step procedure on how to set up the CCP module for PWM operation, see Section 13.5.3.

FIGURE 13-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 13-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 13-4: PWM OUTPUT



13.5.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

 $PWM period = (PR2) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 prescale value)

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note:	The Timer2 postscaler (see Section 10.0)
	is not used in the determination of the
	PWM frequency. The postscaler could be
	used to have a servo update rate at a dif-
	ferent frequency than the PWM output.

13.5.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

```
PWM duty cycle = (CCPR1L:CCP1CON<5:4>) •
Tosc • (TMR2 prescale value)
```

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)} bits$$

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

13.5.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 13-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.76 kHz	19.53 kHz	39.06 kHz	78.12 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TRISC	PORTC Da	PORTC Data Direction Register								
TMR2	Timer2 mo	Timer2 module's register								0000 0000
PR2	Timer2 mo	dule's period r	egister						1111 1111	1111 1111
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
CCPR1L	Capture/Co	mpare/PWM	register1 (LSB	6)					xxxx xxxx	uuuu uuuu
CCPR1H	Capture/Co	mpare/PWM	register1 (MSI	3)					xxxx xxxx	uuuu uuuu
CCP1CON	_	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCPR2L	Capture/Co	mpare/PWM	register2 (LSE	5)	•	•	•	•	XXXX XXXX	uuuu uuuu
CCPR2H	Capture/Co	mpare/PWM	register2 (MSI	3)					XXXX XXXX	uuuu uuuu
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000

TABLE 13-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Legend: x = unknown, u = unchanged, — = unimplemented read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

14.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

14.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)
 - Full Master Mode
 - Slave mode (with general address call)

The $\mathsf{I}^2\mathsf{C}$ interface supports the following modes in hardware:

- Master mode
- Multi-master mode
- Slave mode

14.2 Control Registers

The MSSP module has three associated registers. These include a status register and two control registers.

Register 14-1: SSPSTAT: MSSP Status Register

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0				
	SMP	CKE	D/A	Р	S	R/W	UA	BF				
	bit 7							bit 0				
	SMP: Sample bit											
	SPI Master I	SPI Master Mode										
	•	ta sampled at en	•									
	0 = Input data sampled at middle of data output time											
	SPI Slave Mode											
	SMP must be cleared when SPI is used in slave mode In I ² C master or slave mode:											
			for a for a double			N 41 1_\						
		e control disabled e control enabled				ivinz)						
	CKE: SPI C	lock Edge Select										
	<u>CKP = 0</u>											
		nsmitted on rising										
	0 = Data transmitted on falling edge of SCK CKP = 1											
	1 = Data tra	nsmitted on falling										
		nsmitted on rising										
		ddress bit (I ² C m		ronomittad wa	data							
		s that the last byt s that the last byt										
	P: Stop bit (I ² C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared)											
		s that a stop bit h was not detected		ted last (this b	t is '0' on RES	SET)						
	S: Start bit											
		(I ² C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared)										
		s that a start bit h		cted last (this b	it is '0' on RES	SET)						
		was not detected										
		Write bit informat			ddraaa matab	This hit is a	anly valid from	n tha addraaa				
	match to the	Is the R/W bit inf next start bit, sto			duress match		only valid from	II the address				
	In l ² C slave	mode:										
	1 = Read 0 = Write											
	In I ² C maste	er mode:										
	1 = Transmit	is in progress										
		is not in progres										
	0	bit with SEN, RSI			will indicate if	the MSSP is	in IDLE mod	е.				
1	-	Address (10-bit I	-									
		s that the user ne does not need to	•	the address in	the SSPADD	register						
C	BF: Buffer F	ull Status bit										
		<u>I and I²C modes</u>	-									
		complete, SSPB not complete, SS		ity								
		C mode only)										
		Insmit in progress	•		• •							
	Legend:											
	R = Readab	le bit	W = Writ	able bit	U = Unimple	emented bit,	read as '0'					

Register 14-2: SSPCON1: MSSP Control Register1

F	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0				
	bit 7							bit 0				
	WCOL: Writ	te Collision Deteo	ct bit									
	Master Mode: 1 = A write to the SSPBUF register was attempted while the I ² C conditions were not valid for a transmission to be started 0 = No collision											
	Slave Mode	<u>-</u> PBUF register is	written while i	t is still transmit	ting the previo	us word mus	t be cleared	in software)				
	SSPOV: Receive Overflow Indicator bit											
	In SPI mode:											
	1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in slave mode. In slave mode the user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In master mode the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register. (Must be cleared in software)											
	0 = No overflow											
	In I ² C mode:											
	 1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in transmit mode. (Must be cleared in software) 											
	0 = No over											
	SSPEN: Synchronous Serial Port Enable bit In both modes, when enabled, these pins must be properly configured as input or output.											
	In SPI mode: 1 = Enables serial port and configures SCK, SDO, SDI, and \overline{SS} as the source of the serial port pins 0 = Disables serial port and configures these pins as I/O port pins											
		<u>:</u> the serial port and o s serial port and o	-			source of the	e serial port	pins				
	CKP: Clock	Polarity Select b	it									
	<u>In SPI mode:</u> 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level											
	In I ² C slave mode: SCK release control											
	1 = Enable o 0 = Holds cl	clock ock low (clock sti	retch) (Used t	o ensure data s	etup time)							
	In I ² C maste Unused in th											
0		PM0: Synchronou		Mode Select bi	ts							
	0000 = SPI master mode, clock = FOSC/4 0001 = SPI master mode, clock = FOSC/16 0010 = SPI master mode, clock = FOSC/64 0011 = SPI master mode, clock = TMR2 output/2 0100 = SPI slave mode, clock = SCK pin. SS pin control enabled. 0101 = SPI slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin											
	$0110 = I^2C$ $0111 = I^2C$ $1000 = I^2C$ 1001 = Res	slave mode, 7-bit slave mode, 10-b master mode, clo erved	address bit address			50 0000 0	PIII					
	1010 = Res $1011 = \text{I}^2\text{C}$ 1100 = Res	firmware controll	ed Master mo	ode (Slave idle)								
	1101 = Res $1110 = \text{I}^2\text{C}$ $1111 = \text{I}^2\text{C}$	erved slave mode, 7-bit slave mode, 10-b	address with	i start and stop th start and stop	oit interrupts e bit interrupts	nabled enabled						
Г	Legend:											
	R = Readab	le hit	$\Lambda = \Lambda =$	itable bit	– Inimal	emented bit, i	read as '0'					
			'1' - Bit		•	oarod						

- n = Value at POR reset

'0' = Bit is cleared

'1' = Bit is set

x = Bit is unknown

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN		
	bit 7							bit 0		
	1 = Enable	eneral Call En e interrupt wh al call addres	en a general			received in	the SSPSF	२		
	<u>In master</u> 1 = Ackno	: Acknowledg transmit mode wledge was n wledge was re	<u>ə:</u> ot received f	rom slave	er mode onl	y)				
	In master Value that a receive.	Acknowledge I receive mode will be transn cknowledge wledge				nowledge s	equence at	the end		
	 ACKEN: Acknowledge Sequence Enable bit (In I²C master mode only) <u>In master receive mode:</u> 1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit. Automatically cleared by hardware. 0 = Acknowledge sequence idle 									
		eceive Enable es Receive mo ve idle		naster mode	only)					
	 PEN: Stop Condition Enable bit (In I²C master mode only) SCK release control 1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Stop condition idle 									
	RSEN: Repeated Start Condition Enabled bit (In I ² C master mode only) 1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Repeated Start condition idle.									
SEN: Start Condition Enabled bit (In I ² C master mode only) 1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Start condition idle										
		For bits ACKE this bit may no to the SSPBU	ot be set (no	spooling) ar						

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

14.2.1 SPI Mode

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL/LVOIN

Additionally a fourth pin may be used when in a slave mode of operation:

Slave Select (SS) - RA5/SS/AN4


14.2.1.1 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master Mode (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data input sample phase (middle or end of data output time)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select Mode (Slave mode only)

Figure 14-1 shows the block diagram of the MSSP module, when in SPI mode.

FIGURE 14-1: MSSP BLOCK DIAGRAM (SPI MODE)



The MSSP consists of a transmit/receive Shift Register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR. until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit, BF (SSPSTAT<0>), and the interrupt flag bit, SSPIF, are set. This double buffering of the received data (SSP-BUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a

transmitter. Generally the MSSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 14-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

EXAMPLE 14-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS	SSPSTAT, BF	;Has data been received (transmit complete)?					
	GOTO	LOOP	;No					
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF					
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful					
	MOVF	TXDATA, W	;W reg = contents of TXDATA					
	MOVWF	SSPBUF	;New data to xmit					

The SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions.

14.2.1.2 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSP-CON registers, and then set the SSPEN bit. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISC<4> bit set


Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

14.2.1.3 TYPICAL CONNECTION

Figure 14-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data





14.2.1.4 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 14-2) is to broad-cast data by the software protocol.


In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then would give waveforms for SPI communication as shown in Figure 14-3, Figure 14-5, and Figure 14-6 where the MSB is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 14-3 Shows the waveforms for master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.





14.2.1.5 SLAVE MODE

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in slave mode the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in sleep mode, the slave can transmit/receive data. When a byte is receive the device will wake-up from sleep.

14.2.1.6 SLAVE SELECT SYNCHRONIZATION

The \overline{SS} pin allows a synchronous slave mode. The SPI must be in slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the \overline{SS} pin to function as an input. The Data Latch must be high. When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high,


the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/ pull-down resistors may be desirable, depending on the application.

- Note 1: When the SPI is in Slave Mode with \overline{SS} pin control enabled, (SSPCON<3:0> = 0100) the SPI module will reset if the \overline{SS} pin is set to VDD.
- **Note 2:** If the SPI is used in Slave Mode with CKE set, then the SS pin control must be enabled.


When the SPI module resets, the bit counter is forced to 0. This can be done by either by forcing the \overline{SS} pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.

FIGURE 14-4: SLAVE SYNCHRONIZATION WAVEFORM










FIGURE 14-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)

14.2.1.7 SLEEP OPERATION

In master mode all module clocks are halted, and the transmission/reception will remain in that state until the device wakes from sleep. After the device returns to normal mode, the module will continue to transmit/ receive data.

In slave mode, the SPI transmit/receive shift register operates asynchronously to the device. This allows the device to be placed in sleep mode, and data to be shifted into the SPI transmit/receive shift register. When all 8-bits have been received, the MSSP interrupt flag bit will be set and if enabled will wake the device from sleep.

14.2.1.8 EFFECTS OF A RESET

A reset disables the MSSP module and terminates the current transfer.

14.2.1.9 BUS MODE COMPATIBILITY

Table 14-1 shows the compatibility between the standard SPI modes and the states the the CKP and CKE control bits.

TABLE 14-1:SPI BUS MODES

Standard SPI Mode	Control Bits State				
Terminology	СКР	CKE			
0, 0	0	1			
0, 1	0	0			
1, 0	1	1			
1, 1	1	0			

There is also a SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 0002	: 0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TRISC	PORTC D	ata Direct	ion Registe	er					1111 1111	1111 1111
SSPBUF	Synchrono	ous Serial	Port Rece	ive Buffer	/Transmit F	Register			XXXX XXXX	uuuu uuuu
SSPCON	WCOL	WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0							0000 0000	0000 0000
TRISA	—	PORTA I	PORTA Data Direction Register							11 1111
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

TABLE 14-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the MSSP in SPI mode.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.


14.3 MSSP I²C Operation

The MSSP module in I^2C mode fully implements all master and slave functions (including general call support) and provides interrupts on start and stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RC3/ SCK/SCL pin, which is the clock (SCL), and the RC4/ SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

The MSSP module functions are enabled by setting MSSP Enable bit SSPEN (SSPCON<5>).

FIGURE 14-7: MSSP BLOCK DIAGRAM (I²C MODE)



The MSSP module has six registers for I^2C operation. These are the:

- MSSP Control Register1 (SSPCON1)
- MSSP Control Register2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

The SSPCON1 register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode, clock = OSC/4 (SSPADD +1)
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with start and stop bit interrupts enabled
- I²C Slave mode (10-bit address), with start and stop bit interrupts enabled
- I²C Firmware controlled master operation, slave is idle

Selection of any I²C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits.

14.3.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (\overline{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the MSSP module not to give this ACK pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, is shown in timing parameter #100 and parameter #101.

14.3.1.1 ADDRESSING

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

a) The SSPSR register value is loaded into the

SSPBUF register.

- b) The buffer full bit BF is set.
- c) An ACK pulse is generated.
- d) MSSP interrupt flag bit SSPIF (PIR1<3>) is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for 10-bit address is as follows with steps 7- 9 for slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- 5. Update the SSPADD register with the first (high) byte of Address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive repeated START condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

14.3.1.2 RECEPTION

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge (\overline{ACK}) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

14.3.1.3 TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The \overline{ACK} pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSP-BUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 14-9).

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not \overline{ACK}), then the data transfer is complete. When the \overline{ACK} is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the START bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Pin RC3/SCK/SCL should be enabled by setting bit CKP.

FIGURE 14-8: I²C SLAVE MODE WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)





FIGURE 14-9: I²C SLAVE MODE WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)







FIGURE 14-10: I²C SLAVE MODE WAVEFORM (TRANSMISSION 10-BIT ADDRESS)

PIC18CXX2



14.3.2 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I²C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.


The general call address is one of eight addresses reserved for specific purposes by the I²C protocol. It consists of all 0's with $R/\overline{W} = 0$.


The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> set). Following a start-bit detect, 8-bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eight bit), and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the acknowledge (Figure 14-12).





14.3.3 MASTER MODE

Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit is set or the bus is idle with both the S and P bits clear.

In master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):


- START condition
- STOP condition
- Data transfer byte transmitted/received
- Acknowledge Transmit
- Repeated Start

14.3.4 I²C MASTER MODE SUPPORT

Master Mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. Once master mode is enabled, the user has six options.

- 1. Assert a start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Generate a stop Condition on SDA and SCL.
- 5. Configure the I²C port to receive data.
- 6. Generate an acknowledge condition at the end of a received byte of data.
 - Note: The MSSP Module, when configured in I²C Master Mode, does not allow queueing of events. For instance, the user is not allowed to initiate a start condition and immediately write the SSPBUF register to imitate transmission before the START condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

FIGURE 14-13: MSSP BLOCK DIAGRAM (I²C MASTER MODE)



14.3.4.1 I²C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since the repeated START condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master transmitter mode serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/\overline{W}) bit. In this case, the R/\overline{W} bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/\overline{W} bit. In this case, the R/\overline{W} bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for the SPI mode operation is now used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. The baud rate generator reload value is contained in the lower 7 bits of the SSPADD register. The baud rate generator will automatically begin counting on a write to the SSPBUF. Once the given operation is complete, (i.e. transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state. A typical transmit sequence would go as follows:

- a) The user generates a Start Condition by setting the START enable bit SEN (SSPCON2<0>).
- b) SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- c) The user loads the SSPBUF with the address to transmit.
- d) Address is shifted out the SDA pin until all 8 bits are transmitted.
- e) The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- f) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- g) The user loads the SSPBUF with eight bits of data.
- h) DATA is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- k) The user generates a STOP condition by setting the STOP enable bit PEN (SSPCON2<2>).
- I) Interrupt is generated once the stop condition is complete.

14.3.5 BAUD RATE GENERATOR

In I²C master mode, the reload value for the BRG is located in the lower 7 bits of the SSPADD register (Figure 14-14). When the BRG is loaded with this value, the BRG counts down to 0 and stops until another reload has taken place. The BRG count is dec-

remented twice per instruction cycle (TCY) on the Q2 and Q4 clocks. In I^2C master mode, the BRG is reloaded automatically. If Clock Arbitration is taking place for instance, the BRG will be reloaded when the SCL pin is sampled high (Figure 14-15).

FIGURE 14-14: BAUD RATE GENERATOR BLOCK DIAGRAM





FIGURE 14-15: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION




14.3.6 I²C MASTER MODE START CONDITION TIMING

To initiate a START condition, the user sets the start condition enable bit SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the baud rate generator is re-loaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low, while SCL is high, is the START condition, and causes the S bit (SSPSTAT<3>) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the baud rate generator is suspended leaving the SDA line held low and the START condition is complete.


Note: If at the beginning of the START condition, the SDA and SCL pins are already sampled low, or if during the START condition the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag BCLIF is set, the START condition is aborted, and the I²C module is reset into its IDLE state.

FIGURE 14-16: FIRST START BIT TIMING



If the user writes the SSPBUF when an START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.




14.3.7 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C logic module is in the idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the baud rate generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one baud rate generator count (T_{BRG}). When the baud rate generator times out, if SDA is sampled high, the SCL pin will be de-asserted (brought high). When SCL is sampled high, the baud rate generator is re-loaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one T_{BRG}. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG, while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the baud rate generator will not be reloaded, leaving the SDA pin held low. As soon as a start condition is detected on the SDA and SCL pins, the S bit (SSP-STAT<3>) will be set. The SSPIF bit will not be set until the baud rate generator has timed-out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
- **Note 2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low to high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data "1".


FIGURE 14-17: REPEAT START CONDITION WAVEFORM



14.3.7.1 WCOL STATUS FLAG

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.



14.3.8 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the buffer full flag bit, BF, and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter 106). SCL is held low for one baud rate generator roll over count (TBRG). Data should be valid before SCL is released high (see Data setup time specification parameter 107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. allowing the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurs or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an acknowledge, the acknowledge status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 14-18).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will de-assert the SDA pin allowing the slave to respond with an acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

14.3.8.1 BF STATUS FLAG

In transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

14.3.8.2 WCOL STATUS FLAG

If the user writes the SSPBUF when a transmit is already in progress, (i.e. SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

14.3.8.3 ACKSTAT STATUS FLAG

In transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an acknowledge $(\overline{ACK} = 0)$, and is set when the slave does not acknowledge $(\overline{ACK} = 1)$. A slave sends an acknowledge when it has recognized its address (including a general call) or when the slave has properly received its data.

14.3.9 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

Note: The MSSP Module must be in an IDLE STATE before the RCEN bit is set, or the RCEN bit will be disregarded.

The baud rate generator begins counting, and on each rollover, the state of the SCL pin changes (high to low/ low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the baud rate generator is suspended from counting, holding SCL low. The MSSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an acknowledge bit at the end of reception, by setting the acknowledge sequence enable bit ACKEN (SSPCON2<4>).

14.3.9.1 BF STATUS FLAG

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


14.3.9.2 SSPOV STATUS FLAG


In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

14.3.9.3 WCOL STATUS FLAG

If the user writes the SSPBUF when a receive is already in progress (i.e. SSPSR is still shifting in a data byte), the the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).







14.3.10 ACKNOWLEDGE SEQUENCE TIMING

An acknowledge sequence is enabled by setting the acknowledge sequence enable bit ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the acknowledge data bit is presented on the SDA pin. If the user wishes to generate an acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an acknowledge sequence. The baud rate generator then counts for one rollover period (TBRG) and the SCL pin is de-asserted (pulled high). When the SCL pin is sampled high (clock arbitration), the baud rate generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the baud rate generator is turned off and the MSSP module then goes into IDLE mode (Figure 14-20).

14.3.10.1 WCOL STATUS FLAG

If the user writes the SSPBUF when an acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 14-20: ACKNOWLEDGE SEQUENCE WAVEFORM

14.3.11 STOP CONDITION TIMING

A stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop sequence enable bit, PEN (SSPCON2<2>). At the end of a receive/transmit the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the baud rate generator is reloaded and counts down to 0. When the baud rate generator times out, the SCL pin will be brought high, and one TBRG (baud rate generator rollover count) later, the SDA pin will be de-asserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 14-21).

14.3.11.1 WCOL STATUS FLAG

If the user writes the SSPBUF when a STOP sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).





FIGURE 14-21: STOP CONDITION RECEIVE OR TRANSMIT MODE



14.3.12 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or repeated start/stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the baud rate generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 14-22).


14.3.13 SLEEP OPERATION

While in sleep mode, the I²C module can receive addresses or data, and when an address match or complete byte transfer occurs, wake the processor from sleep (if the MSSP interrupt is enabled).

14.3.14 EFFECT OF A RESET

A reset disables the MSSP module and terminates the current transfer.

FIGURE 14-22: CLOCK ARBITRATION TIMING IN MASTER TRANSMIT MODE



14.3.15 MULTI-MASTER MODE

In multi-master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored, for arbitration, to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

14.3.16 MULTI -MASTER COMMUNICATION, BUS COLLISION, AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag BCLIF and reset the I^2C port to its IDLE state. (Figure 14-23).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are de-asserted, and the SSPBUF can be written to. When the user services the bus collision interrupt service routine, and if the I^2C bus is free, the user can resume communication by asserting a START condition.


If a START, Repeated Start, STOP, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision interrupt service routine, and if the I²C bus is free, the user can resume communication by asserting a START condition.

The Master will continue to monitor the SDA and SCL pins. If a STOP condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In multi-master mode, the interrupt generation on the detection of start and stop conditions allows the determination of when the bus is free. Control of the l^2C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is idle and the S and P bits are cleared.





14.3.16.1 BUS COLLISION DURING A START CONDITION

During a START condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the START condition (Figure 14-24).
- b) SCL is sampled low before SDA is asserted low (Figure 14-25).

During a START condition, both the SDA and the SCL pins are monitored.

lf:

the SDA pin is already low or the SCL pin is already low,

then:

the START condition is aborted, and the BCLIF flag is set, and the MSSP module is reset to its IDLE state (Figure 14-24).

The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low

while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 14-26). If however a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0, and during this time, if the SCL pins is sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a START condition is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision, because the two masters must be allowed to arbitrate the first address following the START condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or STOP conditions.

FIGURE 14-24: BUS COLLISION DURING START CONDITION (SDA ONLY)






FIGURE 14-25: BUS COLLISION DURING START CONDITION (SCL = 0)







© 7/99 Microchip Technology Inc.

14.3.16.2 BUS COLLISION DURING A REPEATED START CONDITION

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then de-asserted, and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e. another master, Figure 14-27, is attempting to transmit a data '0'). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.

If SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, Figure 14-28.

If at the end of the BRG time out both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.

FIGURE 14-27: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





FIGURE 14-28: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



14.3.16.3 BUS COLLISION DURING A STOP CONDITION

Bus collision occurs during a STOP condition if:

- After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 14-29). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 14-30).

FIGURE 14-29: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 14-30: BUS COLLISION DURING A STOP CONDITION (CASE 2)



© 7/99 Microchip Technology Inc.

PIC18CXX2

NOTES:

15.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI). The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, Serial EEPROMs, etc.

The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

Bit SPEN (RCSTA<7>) and bits TRISC<7:6> have to be set in order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

-					-			
	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D
	bit 7							bit 0
	CSRC: Clo <u>Asynchrone</u> Don't care	ck Source Se ous mode	elect bit					
		<u>us mode</u> mode (Clock node (Clock f	•	•	n BRG)			
	1 = Selects	Fransmit Enat 9-bit transmi 8-bit transmi	ission					
	TXEN : Trar 1 = Transm 0 = Transm		bit					
	Note:	SREN/CREN	l overrides T	XEN in SYN	C mode.			
	1 = Synchr	ART Mode Se onous mode ironous mode						
	Unimplem	ented: Read	as '0'					
	-	h Baud Rate <u>ous mode</u> beed						
	<u>Synchrono</u> Unused in t							
	TRMT : Trar 1 = TSR er 0 = TSR fu		egister Statu	s bit				
	TX9D: 9th	bit of transmit	t data. Can b	e Address/D	ata bit or a	parity bit.		
	Legend:							
	R = Readal	ble bit	W = Wri	itable bit	U = Unimp	lemented b	oit, read as	'0'
					I.			

'1' = Bit is set

Register 15-1: TXSTA: Transmit Status and Control Register

- n = Value at POR reset

'0' = Bit is cleared

x = Bit is unknown

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
	bit 7							bit 0
oit 7	1 = Serial p	ial Port Enab port enabled port disabled		RX/DT and T	X/CK pins a	is serial po	rt pins)	
oit 6	1 = Selects	Receive Enal 9-bit recepti 8 8-bit recepti	on					
oit 5	SREN : Sin <u>Asynchron</u> Don't care	gle Receive I ous mode	Enable bit					
	1 = Enable 0 = Disable	us mode - ma s single rece es single rece is cleared af	ive eive	is complete.				
	<u>Synchrono</u> Unused in	<u>us mode - sla</u> this mode	ave					
oit 4	Asynchron	ntinuous Rec ous mode s continuous es continuous	receive	oit				
		<u>us mode</u> s continuous es continuous		enable bit C	REN is clea	red (CREN	loverrides	SREN)
oit 3	<u>Asynchron</u> 1 = Enable when F	ddress Detec ous mode 9-t s address de SR<8> is se es address de	<u>pit (RX9 = 1)</u> tection, enab t	-				s parity bi
oit 2	FERR: Fra	ming Error bi g error (Can	t	-				
oit 1		errun Error bi n error (Can rrun error		y clearing bit	CREN)			
oit O	RX9D: 9th	bit of receive	d data, can b	e Address/E	Data bit or a	parity bit.		
	Legend:							
	R = Reada	h _ h ;4	W = Wri	itabla hit	U = Unimp	lomontod k		(O)

'1' = Bit is set

Register 15-2: RCSTA: Receive Status and Control Register

- n = Value at POR reset

'0' = Bit is cleared

x = Bit is unknown

15.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In synchronous mode, bit BRGH is ignored. Table 15-1 shows the formula for computation of the baud rate for different USART modes, which only apply in master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 15-1. From this, the error in baud rate can be determined.

Example 15-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 BRGH = 0 SYNC = 0 It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

15.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

EXAMPLE 15-1: CALCULATING BAUD RATE ERROR

Desired Baud rate	= Fosc / (64 (X + 1))
Solving for X:	
X X X	= ((Fosc / Desired Baud rate) / 64) - 1 = ((16000000 / 9600) / 64) - 1 = [25.042] = 25
Calculated Baud Rate	= 16000000 / (64 (25 + 1)) = 9615
Error	= <u>(Calculated Baud Rate - Desired Baud Rate)</u> Desired Baud Rate = (9615 - 9600) / 9600 = 0.16%

TABLE 15-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate= Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	NA

X = value in SPBRG (0 to 255)

TABLE 15-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
SPBRG	Baud Rat	e Genera	tor Regis	ter					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used by the BRG.

	1			1									1		
BAUD RATE (K)	Fosc =	20 MHz %	SPBRG value (decimal)	16 N	4Hz %	SPBRG value (decimal)	10 1	MHz %	SPBRG value (decimal)	7.1590	9 MHz %	SPBRG value (decimal)			
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-			
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-			
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-			
9.6	NA	-	-	NA	-	-	9.766	+1.73	255	9.622	+0.23	185			
19.2	19.53	+1.73	255	19.23	+0.16	207	19.23	+0.16	129	19.24	+0.23	92			
76.8	76.92	+0.16	64	76.92	+0.16	51	75.76	-1.36	32	77.82	+1.32	22			
96	96.15	+0.16	51	95.24	-0.79	41	96.15	+0.16	25	94.20	-1.88	18			
300	294.1	-1.96	16	307.69	+2.56	12	312.5	+4.17	7	298.3	-0.57	5			
500	500	0	9	500	0	7	500	0	4	NA	-	-			
HIGH	5000	-	0	4000	-	0	2500	-	0	1789.8	-	0			
LOW	19.53	-	255	15.625	-	255	9.766	-	255	6.991	-	255			
BAUD	1														
	Fos	C = 5.068	8 MHz	4 M	IHz	SPBRG	3.5795	45 MHz	SPBRG	1 N	ſHz	SPBRG	32.76	8 kHz	SPBRG
RATE (K)	Fos	C = 5.068 %	8 MHz SPBRG	4 M	IHz %	SPBRG value (decimal)	3.5795	45 MHz %	SPBRG value (decimal)	1 M	1Hz %	SPBRG value (decimal)	32.76	8 kHz %	SPBRG value (decimal)
RATE	Fos NA			4 M NA		value	3.5795 NA		value	1 M NA		value	32.76 0.303		value
RATE (K)			SPBRG		%	value (decimal)		%	value		%	value (decimal)		%	value (decimal)
RATE (K) 0.3	NA		SPBRG -	NA	%	value (decimal) -	NA	%	value (decimal)	NA	-	value (decimal) -	0.303	% +1.14	value (decimal) 26
RATE (K) 0.3 1.2	NA NA		SPBRG - -	NA NA	%	value (decimal) - -	NA NA	%	value (decimal) - -	NA 1.202	% - +0.16	value (decimal) - 207	0.303	% +1.14	value (decimal) 26 6
RATE (K) 0.3 1.2 2.4	NA NA NA	% - - -	SPBRG - -	NA NA NA	% - - -	value (decimal) - -	NA NA NA	% - - -	value (decimal) - -	NA 1.202 2.404	% +0.16 +0.16	value (decimal) - 207 103	0.303 1.170 NA	% +1.14	value (decimal) 26 6 -
RATE (K) 0.3 1.2 2.4 9.6	NA NA NA 9.6	% - - - 0	SPBRG - - 131	NA NA NA 9.615	% - - +0.16	value (decimal) - - - 103	NA NA NA 9.622	% - - +0.23	value (decimal) - - - 92	NA 1.202 2.404 9.615	% +0.16 +0.16 +0.16	value (decimal) - 207 103 25	0.303 1.170 NA NA	% +1.14	value (decimal) 26 6 - -
RATE (K) 0.3 1.2 2.4 9.6 19.2	NA NA 9.6 19.2	% - - 0 0	SPBRG - - 131 65	NA NA 9.615 19.231	% - - +0.16 +0.16	value (decimal) - - 103 51	NA NA 9.622 19.04	% - - +0.23 -0.83	value (decimal) - - 92 46	NA 1.202 2.404 9.615 19.24	% +0.16 +0.16 +0.16 +0.16	value (decimal) - 207 103 25 12	0.303 1.170 NA NA NA	% +1.14	value (decimal) 26 6 - - -
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8	NA NA 9.6 19.2 79.2	% - - 0 0 +3.13	SPBRG - - 131 65 15	NA NA 9.615 19.231 76.923	% - +0.16 +0.16 +0.16	value (decimal) - - 103 51 12	NA NA 9.622 19.04 74.57	% - +0.23 -0.83 -2.90	value (decimal) - - 92 46 11	NA 1.202 2.404 9.615 19.24 83.34	% +0.16 +0.16 +0.16 +0.16 +8.51	value (decimal) - 207 103 25 12 2 2	0.303 1.170 NA NA NA NA	% +1.14	value (decimal) 26 6 - - - -
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96	NA NA 9.6 19.2 79.2 97.48	% - - 0 0 +3.13 +1.54	SPBRG - - 131 65 15 12	NA NA 9.615 19.231 76.923 1000	% - +0.16 +0.16 +0.16	value (decimal) - - 103 51 12 9	NA NA 9.622 19.04 74.57 99.43	% - +0.23 -0.83 -2.90 +3.57	value (decimal) - - 92 46 11 8	NA 1.202 2.404 9.615 19.24 83.34 NA	% +0.16 +0.16 +0.16 +0.16 +8.51	value (decimal) - 207 103 25 12 2 2 -	0.303 1.170 NA NA NA NA	% +1.14	value (decimal) 26 6 - - - - -
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300	NA NA 9.6 19.2 79.2 97.48 316.8	% - - 0 0 +3.13 +1.54	SPBRG - - 131 65 15 12 3	NA NA 9.615 19.231 76.923 1000 NA	% - +0.16 +0.16 +0.16	value (decimal) - - 103 51 12 9 -	NA NA 9.622 19.04 74.57 99.43 298.3	% - +0.23 -0.83 -2.90 +3.57 -0.57	value (decimal) - - 92 46 11 8 2	NA 1.202 2.404 9.615 19.24 83.34 NA NA	% +0.16 +0.16 +0.16 +0.16 +8.51	value (decimal) - 207 103 25 12 2 2 - -	0.303 1.170 NA NA NA NA NA	% +1.14	value (decimal) 26 6 - - - - - - -

TABLE 15-3: BAUD RATES FOR SYNCHRONOUS MODE

BAUD RATE	Fosc =	20 MHz	SPBRG value	16 1	MHz	SPBRG value	10 N	ſHz	SPBRG value	7.15909 MHz		SPBRG value	
(K)		%	(decimal)		%	(decimal)		%	(decimal)		%	(decimal)	
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-	
1.2	1.221	+1.73	255	1.202	+0.16	207	1.202	+0.16	129	1.203	+0.23	92	
2.4	2.404	+0.16	129	2.404	+0.16	103	2.404	+0.16	64	2.380	-0.83	46	
9.6	9.469	-1.36	32	9.615	+0.16	25	9.766	+1.73	15	9.322	-2.90	11	
19.2	19.53	+1.73	15	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5	
76.8	78.13	+1.73	3	83.33	+8.51	2	78.13	+1.73	1	NA	-	-	
96	104.2	+8.51	2	NA	-	-	NA	-	-	NA	-	-	
300	312.5	+4.17	0	NA	-	-	NA	-	-	NA	-	-	
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-	
HIGH	312.5	-	0	250	-	0	156.3	-	0	111.9	-	0	
LOW	1.221	-	255	0.977	-	255	0.6104	-	255	0.437	-	255	

BAUD RATE	Fos	C = 5.0688		4 M	4 MHz SPBRG value		3.5795	3.579545 MHz SPBRG value		1 MHz		SPBRG value	32.768 kHz		SPBRG value
(K)		%	SPBRG		%	(decimal)		%	(decimal)		%	(decimal)		%	(decimal)
0.3	0.31	+3.13	255	0.3005	-0.17	207	0.301	+0.23	185	0.300	+0.16	51	0.256	-14.67	1
1.2	1.2	0	65	1.202	+1.67	51	1.190	-0.83	46	1.202	+0.16	12	NA	-	-
2.4	2.4	0	32	2.404	+1.67	25	2.432	+1.32	22	2.232	-6.99	6	NA	-	-
9.6	9.9	+3.13	7	NA	-	-	9.322	-2.90	5	NA	-	-	NA	-	-
19.2	19.8	+3.13	3	NA	-	-	18.64	-2.90	2	NA	-	-	NA	-	-
76.8	79.2	+3.13	0	NA	-	-	NA	-	-	NA	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	79.2	-	0	62.500	-	0	55.93	-	0	15.63	-	0	0.512	-	0
LOW	0.3094	-	255	3.906	-	255	0.2185	-	255	0.0610	-	255	0.0020	-	255

PIC18CXX2

BAUD RATE (K)	Fosc =	20 MHz %	SPBRG value (decimal)	16 N	1Hz %	SPBRG value (decimal)	10 N	ЛНz %	SPBRG value (decimal)	7.16	MHz %	SPBRG value (decimal)
9.6	9.615	+0.16	129	9.615	+0.16	103	9.615	+0.16	64	9.520	-0.83	46
19.2	19.230	+0.16	64	19.230	+0.16	51	18.939	-1.36	32	19.454	+1.32	22
38.4	37.878	-1.36	32	38.461	+0.16	25	39.062	+1.7	15	37.286	-2.90	11
57.6	56.818	-1.36	21	58.823	+2.12	16	56.818	-1.36	10	55.930	-2.90	7
115.2	113.636	-1.36	10	111.111	-3.55	8	125	+8.51	4	111.860	-2.90	3
250	250	0	4	250	0	3	NA	-	-	NA	-	-
625	625	0	1	NA	-	-	625	0	0	NA	-	-
1250	1250	0	0	NA	-	-	NA	-	-	NA	-	-

TABLE 15-5: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD RATE (K)	Fosc =	= 5.068 %	SPBRG value (decimal)	4 N	fHz %	SPBRG value (decimal)	3.579	MHz %	SPBRG value (decimal)	1 M	IHz %	SPBRG value (decimal)	32.76	8 kHz %	SPBRG value (decimal)
9.6	9.6	0	32	NA	-	-	9.727	+1.32	22	8.928	-6.99	6	NA	-	-
19.2	18.645	-2.94	16	1.202	+0.17	207	18.643	-2.90	11	20.833	+8.51	2	NA	-	-
38.4	39.6	+3.12	7	2.403	+0.13	103	37.286	-2.90	5	31.25	-18.61	1	NA	-	-
57.6	52.8	-8.33	5	9.615	+0.16	25	55.930	-2.90	3	62.5	+8.51	0	NA	-	-
115.2	105.6	-8.33	2	19.231	+0.16	12	111.86	-2.90	1	NA	-	-	NA	-	-
250	NA	-	-	NA	-	-	223.72	-10.51	0	NA	-	-	NA	-	-
625	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1250	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-

15.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-tozero (NRZ) format (one start bit, eight or nine data bits and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

15.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 15-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the


TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1:	The TSR register is not mapped in data memory, so it is not available to the user.
Note 2:	Flag bit TXIF is set when enable bit TXEN is set.

Steps to follow when setting up an asynchronous transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 15.1)
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).

FIGURE 15-1: USART TRANSMIT BLOCK DIAGRAM






FIGURE 15-2: ASYNCHRONOUS TRANSMISSION

FIGURE 15-3: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)




TABLE 15-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	USART Tra	USART Transmit Register								0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'.

Shaded cells are not used for Asynchronous Transmission.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

15.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 15-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 15.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCIE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- 6. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.

15.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. Steps to follow when setting up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is required, set the BRGH bit.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- The RCIF bit will be set when reception is complete. The interrupt will be acknowledged if the RCIE and GIE bits are set.
- 8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.




FIGURE 15-4: USART RECEIVE BLOCK DIAGRAM

RX (pin)	Start bit bit0 bit1 5 bit7/8 Stop bit bit bit0 5 bit7/8 Stop bit 5 bit7/8 Stop bit bit bit
Rcv shift reg Rcv buffer reg	
Read Rcv buffer reg RCREG	S S S S S S S S S S S S S S S S S S S
RCIF (interrupt flag)	<u></u>
OERR bit	
CREN	·

FIGURE 15-5: ASYNCHRONOUS RECEPTION

TABLE 15-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -00x
RCREG	USART Re	USART Receive Register								0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	0000 0000	0000 0000							

Legend: x = unknown, - = unimplemented locations read as '0'.

Shaded cells are not used for Asynchronous Reception.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

15.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner, (i.e. transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

15.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 15-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcycle), the TXREG is empty and interrupt bit TXIF (PIR1<4>) is set. The interrupt can be

enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE, and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit, which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 15.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	USART Transmit Register								0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	TX9D	0000 -010	0000 -010				
SPBRG	Baud Rate	e Genera	ator Regist		0000 0000	0000 0000				

TABLE 15-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'.

Shaded cells are not used for Synchronous Master Transmission.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.





FIGURE 15-6: SYNCHRONOUS TRANSMISSION

FIGURE 15-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



15.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>) or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence. Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. (Section 15.1)
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, set enable bit RCIE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if the enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
RCREG	USART R	eceive Re	egister						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	TX9D	0000 -010	0000 -010				
SPBRG	RG Baud Rate Generator Register									0000 0000

TABLE 15-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented read as '0'.

Shaded cells are not used for Synchronous Master Reception.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.




FIGURE 15-8: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

15.4 USART Synchronous Slave Mode

Synchronous Slave Mode differs from the Master Mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

15.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the synchronous master and slave modes are identical, except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

Steps to follow when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

15.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the synchronous master and slave modes is identical, except in the case of the SLEEP mode and bit SREN, which is a "don't care" in slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register, and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

Steps to follow when setting up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete. An interrupt will be generated if enable bit RCIE was set.
- 6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.

TABLE 15-10: F	REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION
----------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	USART Transmit Register								0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'.

Shaded cells are not used for Synchronous Slave Transmission.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
RCREG	USART Receive Register								0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	Generat		0000 0000	0000 0000					

Legend: x = unknown, - = unimplemented read as '0'.

Shaded cells are not used for Synchronous Slave Reception.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

16.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has five inputs for the PIC18C2x2 devices and eight for the PIC18C4x2 devices. This module has the ADCON0 and ADCON1 register definitions that are compatible with the mid-range A/D module.

The A/D allows conversion of an analog input signal to a corresponding 10-bit digital number.

Register 16-1: ADCON0 Register

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Register 16-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 16-2, configures the functions of the port pins.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON
bit 7							bit 0

bit 7:6 ADCS1:ADCS0: A/D Conversion Clock Select bits (shown in bold)

- 000 = Fosc/2
- 001 = Fosc/8
- 010 = Fosc/32
- 011 = FRC (clock derived from the internal A/D RC oscillator)
- 100 = Fosc/4
- 101 = Fosc/16
- 110 = Fosc/64
- 111 = FRC (clock derived from the internal A/D RC oscillator)

Note: The ADCS2 bit is located in the ADCON1 register

bit 5:3 CHS2:CHS0: Analog Channel Select bits

- 000 = channel 0, (AN0) 001 = channel 1, (AN1)
- 010 = channel 2, (AN2)
- 011 = channel 3, (AN3)
- 100 = channel 4, (AN4)
- 101 = channel 5, (AN5)
- 110 = channel 6, (AN6)
- 111 = channel 7, (AN7)
 - **Note:** The PIC18C2X2 devices do not implement the full 8 A/D channels, the unimplemented selections are reserved. Do not select any unimplemented channel.
- bit 2 **GO/DONE:** A/D Conversion Status bit

When ADON = 1

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress
- bit 1 Unimplemented: Read as '0'
- bit 0 ADON: A/D On bit
 - 1 = A/D converter module is powered up
 - 0 = A/D converter module is shut off and consumes no operating current

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Register 16-2: ADCON1 Register

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7:6 Unimplemented: Read as '0'

bit 7 **ADFM:** A/D Result format select.

1 = Right justified. 6 Most Significant bits of ADRESH are read as '0'.

0 = Left justified. 6 Least Significant bits of ADRESL are read as '0'.

- bit 6 ADCS2: A/D Conversion Clock Select bit (shown in bold)
 - 000 = Fosc/2
 - 001 = Fosc/8
 - 010 = Fosc/32
 - 011 = FRC (clock derived from the internal A/D RC oscillator)
 - 100 = Fosc/4
 - **1**01 = Fosc/16
 - **1**10 = Fosc/64

111 = FRC (clock derived from the internal A/D RC oscillator)

Note: The ADCS1:ADCS0 bits are located in the ADCON0 register

bit 5:4 Unimplemented: Read as '0'

bit 3:0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	А	А	А	А	А	А	Α	Α	Vdd	Vss	8/0
0001	А	А	А	А	VREF+	А	Α	А	AN3	Vss	7/1
0010	D	D	D	А	А	А	Α	Α	Vdd	Vss	5/0
0011	D	D	D	А	Vref+	А	А	А	AN3	Vss	4/1
0100	D	D	D	D	А	D	Α	Α	Vdd	Vss	3/0
0101	D	D	D	D	VREF+	D	Α	Α	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D	_	—	0/0
1000	А	А	А	А	Vref+	Vref-	Α	А	AN3	AN2	6/2
1001	D	D	А	А	А	А	Α	Α	Vdd	Vss	6/0
1010	D	D	А	А	Vref+	А	Α	Α	AN3	Vss	5/1
1011	D	D	А	А	Vref+	Vref-	Α	А	AN3	AN2	4/2
1100	D	D	D	А	VREF+	Vref-	Α	А	AN3	AN2	3/2
1101	D	D	D	D	Vref+	Vref-	Α	Α	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	А	Vdd	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	А	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels / # of A/D voltage references

Legend:							
R = Readable bit		W = Writable bit U = Unimplemen		bit, read as '0'			
- n = Value at POR reset		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
Note:	Note: On any device reset, the port pins that are multiplexed with analog functions (ANx) are forced to be an analog input.						

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss) or the voltage level on the RA3/AN3/ VREF+ pin and RA2/AN2/VREF-.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device reset forces all registers to their reset state. This forces the A/D module to be turned off and any conversion is aborted. Each port pin associated with the A/D converter can be configured as an analog input (RA3 can also be a voltage reference) or as a digital I/O.

The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ ADRESL registers, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 16-1.




FIGURE 16-1: A/D BLOCK DIAGRAM

PIC18CXX2

The value that is in the ADRESH/ADRESL registers is not modified for a Power-on Reset. The ADRESH/ ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 16.1. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - · Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - · Clear ADIF bit
 - Set ADIE bit
 - · Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared

OR

- Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH/ADRESL); clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.




FIGURE 16-2: ANALOG INPUT MODEL

16.1 **A/D Acquisition Requirements**

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 16-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is $2.5k\Omega$. After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

When the conversion is started, the hold-Note: ing capacitor is disconnected from the input pin.

To calculate the minimum acquisition time, Equation 16-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Equation 16-1: Acquisition Time

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

Equation 16-2: A/D Minimum Charging Time

VHOLD = $(V_{REF} - (V_{REF}/2048)) \cdot (1 - e^{(-T_c/C_{HOLD}(R_{IC} + R_{SS} + R_S))})$ or Tc = -(120 pF)(1 kΩ + R_{SS} + R_S) ln(1/2047)

Example 16-3 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	120 pF
Rs	=	2.5 kΩ
Conversion Error	\leq	1/2 LSb
Vdd	=	$5V ightarrow Rss$ = 7 k Ω
Temperature	=	50°C (system max.)
Vhold	=	0V @ time = 0

EXAMPLE 16-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ =	TAMP + TC + TCOFF
Temperatur	re coefficient is only required for temperatures > 25° C.
TACQ =	2 μs + Tc + [(Temp - 25°C)(0.05 μs/°C)]
Tc =	-CHOLD (RIC + RSS + RS) ln(1/2047) -120 pF (1 k Ω + 7 k Ω + 2.5 k Ω) ln(0.0004885) -120 pF (10.5 k Ω) ln(0.0004885) -1.26 μ s (-7.6241) 9.61 μ s
TACQ =	2 μs + 9.61 μs + [(50°C - 25°C)(0.05 μs/°C)] 11.61 μs + 1.25 μs 12.86 μs

16.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 12 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. The seven possible options for TAD are:

- 2Tosc
- 4Tosc
- 8Tosc
- 16Tosc
- 32Tosc
- 64Tosc
- Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 $\mu s.$

Table 16-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

16.3 Configuring Analog Port Pins

The ADCON1, TRISA and TRISE registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
- **Note 2:** Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins) may cause the input buffer to consume current that is out of the devices specification.

TABLE 16-1:	TAD VS. DEVICE OPERATING FREQUENCIES
-------------	--------------------------------------

AD Clock Source (Tad)	Device Frequency	luency		
Operation	ADCS2:ADCS0	20 MHz	5 MHz	1.25 MHz	333.33 kHz
2Tosc	000	100 ns ⁽²⁾	400 ns ⁽²⁾	1.6 μs	6 μs
4Tosc	100	200 ns ⁽²⁾	800 ns ⁽²⁾	3.2 μs	12 µs
8Tosc	001	400 ns ⁽²⁾	1.6 μs	6.4 μs	24 μs ⁽³⁾
16Tosc	101	800 ns ⁽²⁾	3.2 μs	12.8 μs	48 μs ⁽³⁾
32Tosc	010	1.6 μs	6.4 μs	25.6 μs ⁽³⁾	96 μs ⁽³⁾
64Tosc	110	3.2 μs	12.8 μs	51.2 μs ⁽³⁾	192 μs ⁽³⁾
RC	011	2 - 6 μs ^(1,4)	2 - 6 μs ^(1,4)	2 - 6 μs ^(1,4)	2 - 6 μs ⁽¹⁾

Legend: Shaded cells are outside of recommended range.

Note 1: The RC source has a typical TAD time of 4 μ s.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: For device frequencies above 1 MHz, the device must be in SLEEP for the entire conversion or the A/D accuracy may be out of specification.

TABLE 16-2:	TAD vs. DEVICE OPERATING FREQUENCIES	(FOR EXTENDED	LC. DE	/ICES)

AD Clock Source (Tad)	Device Frequency					
Operation	ADCS2:ADCS0	4 MHz	2 MHz	1.25 MHz	333.33 kHz		
2Tosc	000	500 ns ⁽²⁾	1.0 μs ⁽²⁾	1.6 μs ⁽²⁾	6 μs		
4Tosc	100	1.0 μs ⁽²⁾	2.0 μs ⁽²⁾	3.2 μs ⁽²⁾	12 μs		
8Tosc	001	2.0 μs ⁽²⁾	4.0 μs	6.4 μs	24 μs ⁽³⁾		
16Tosc	101	4.0 μs ⁽²⁾	8.0 μs	12.8 μs	48 μs ⁽³⁾		
32Tosc	010	8.0 μs	16.0 μs	25.6 μs ⁽³⁾	96 μs ⁽³⁾		
64Tosc	110	16.0 μs	32.0 μs	51.2 μs ⁽³⁾	192 μs ⁽³⁾		
RC	011	3 - 9 μs ^(1,4)					

Legend: Shaded cells are outside of recommended range.

Note 1: The RC source has a typical TAD time of $6 \mu s$.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: For device frequencies above 1 MHz, the device must be in SLEEP for the entire conversion or the A/D accuracy may be out of specification.

16.4 <u>A/D Conversions</u>

Figure 16-3 shows the operation of the A/D converter after the GO bit has been set. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, acquisition on the selected channel is automatically started.


Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D.

16.5 Use of the CCP2 Trigger

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/ DONE bit will be set, starting the A/D conversion, and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

FIGURE 16-3: A/D CONVERSION TAD CYCLES



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
PIR2	_	—		_	BCLIF	LVDIF	TMR3IF	CCP2IF	0000	0000
PIE2	_	_	_	_	BCLIE	LVDIE	TMR3IE	CCP2IE	0000	0000
IPR2	—	—	—	_	BCLIP	LVDIP	TMR3IP	CCP2IP	0000	0000
ADRESH	A/D Resu	lt Register							xxxx xxxx	uuuu uuuu
ADRESL	A/D Resu	lt Register							xxxx xxxx	uuuu uuuu
ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/ DONE	—	ADON	0000 00-0	0000 00-0
ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	000	000
PORTA	_	RA6	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
TRISA	—	PORTA D	ata Directi	on Register					11 1111	11 1111
PORTE	_	_	_	_	—	RE2	RE1	RE0	000	000
LATE	_	—	_	_	—	LATE2	LATE1	LATE0	xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Da	ata Directior	n Bits	0000 -111	0000 -111

TABLE 16-3: SUMMARY OF A/D REGISTERS


Legend: x = unknown, u = unchanged, — = unimplemented read as '0'. Shaded cells are not used for A/D conversion. **Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

17.0 LOW VOLTAGE DETECT

In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created, where the application software can do "housekeeping tasks" before the device voltage exits the valid operating range. This can be done using the Low Voltage Detect module.

This module is a software programmable circuitry, where a device voltage trip point can be specified. When the voltage of the device becomes lower then the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source. The Low Voltage Detect circuitry is completely under software control. This allows the circuitry to be "turned off" by the software, which minimizes the current consumption for the device.

Figure 17-1 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA, the LVD logic generates an interrupt. This occurs at time TA. The application software then has the time until the device voltage is no longer in valid operating range to shut down the system. Voltage point VB is the minimum valid operating voltage specification. This occurs at time TB. TB - TA is the total time for shutdown.






Figure 17-2 shows the block diagram for the LVD module. A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit is set.

Each node in the resister divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the voltage generated by the internal voltage reference module. The comparator then generates an interrupt signal setting the LVDIF bit. This voltage is software programmable to any one of 16 values (See Figure 17-2). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).




FIGURE 17-2: LOW VOLTAGE DETECT (LVD) BLOCK DIAGRAM

17.1 <u>Control Register</u>

The Low Voltage Detect Control register controls the operation of the Low Voltage Detect circuitry.

Register 17-1: LVDCON Register

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
—	_	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0
bit 7							bit 0

bit 7:6 Unimplemented: Read as '0'

bit 5 **IRVST:** Internal Reference Voltage Stable Flag bit

- 1 = Indicates that the Low Voltage Detect logic will generate the interrupt flag at the specified voltage range.
- 0 = Indicates that the Low Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the LVD interrupt should not be enabled
- bit 4 LVDEN: Low-voltage Detect Power Enable bit
 - 1 = Enables LVD, powers up LVD circuit
 - 0 = Disables LVD, powers down LVD circuit

bit 3:0 LVDL3:LVDL0: Low Voltage Detection Limit bits

- $\tt 1111$ = External analog input is used (input comes from the LVDIN pin)
- 1110 = 4.5V min 4.77V max.
- 1101 = 4.2V min 4.45V max.
- 1100 = 4.0V min 4.24V max. 1011 = 3.8V min - 4.03V max.
- 1011 = 3.6V min 4.03V max.1010 = 3.6V min - 3.82V max.
- 1001 = 3.5V min 3.71V max.
- 1000 = 3.3V min 3.50V max.
- 0111 = 3.0V min 3.18V max.
- 0110 = 2.8V min 2.97V max.
- 0101 = 2.7V min 2.86V max.
- 0101 = 2.5V min = 2.65V max.
- 0011 = 2.4V min 2.54V max.
- 0010 = 2.2V min 2.33V max.
- 0010 = 2.2 V min 2.33 V max. 0001 = 2.0 V min - 2.12 V max.
- 0000 = 1.8V min 1.91V max.
 - **Note:** LVDL3:LVDL0 modes which result in a trip point below the valid operating voltage of the device are not tested.

Legend:			
R = Readable bit	W = Writable bit		
U = Unimplemented	bit, read as '0'	- n = Value at POR reset	

17.2 Operation

Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease the current requirements, the LVD circuitry only needs to be enabled for short periods, where the voltage is checked. After doing the check, the LVD module may be disabled.


Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to setup the LVD module:

- Write the value to the LVDL3:LVDL0 bits (LVD-CON register), which selects the desired LVD Trip Point.
- 2. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
- 3. Enable the LVD module (Set the LVDEN bit in the LVDCON register).
- 4. Wait for the LVD module to stabilize (the IRVST bit to become set).
- 5. Clear the LVD interrupt flag, which may have falsely become set until the LVD module has stabilized (clear the LVDIF bit).
- 6. Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 17-3 shows typical waveforms that the LVD module may be used to detect.

FIGURE 17-3: LOW VOLTAGE DETECT WAVEFORMS



17.2.1 REFERENCE VOLTAGE SET POINT

The Internal Reference Voltage of the LVD module may be used by other internal circuitry (the programmable brown-out reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter #36. The low-voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 17-3.

17.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter #D022B.

17.3 Operation During Sleep

When enabled, the LVD circuitry continues to operate during sleep. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wake-up from sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

17.4 Effects of a Reset

A device reset forces all registers to their reset state. This forces the LVD module to be turned off.

PIC18CXX2

NOTES:

18.0 SPECIAL FEATURES OF THE CPU

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC Selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- ID locations
- · In-circuit serial programming

These devices have a Watchdog Timer, which is permanently enabled via the configuration bits or softwarecontrolled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay on powerup only, designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry. SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

18.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h - 3FFFFh), which can only be accessed using table reads and table writes.

File	ename	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ unprogrammed value
300000h	CONFIG1L	CP	CP	СР	CP	СР	СР	CP	CP	1111 1111
300001h	CONFIG1H	—	_	OSCSEN	—	_	FOSC2	FOSC1	FOSC0	111111
300002h	CONFIG2L	—		—	—	BORV1	BORV0	BODEN	PWRTEN	1111
300003h	CONFIG2H	—	_	—	—	WDTPS2	WDTPS1	WDTPS0	WDTEN	1111
300005h	CONFIG3H	—		—	—	_	_	—	CCP2MX	1
300006h	CONFIG4L	—		—	—	_	_	LVEN	STVREN	11
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	0000 0000
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 0010

TABLE 18-1: CONFIGURATION BITS AND DEVICE IDS

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, grayed cells are unimplemented read as 0

	R/P-1	R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1			
	Reserved	Reserved	OSCSEN	_		FOSC2	FOSC1	FOSC0			
	bit 7					-		bit 0			
bit 7-6	Reserved:	Read as '1'									
bit 5	OSCSEN :	Oscillator Sys	stem Clock Sv	witch Enabl	e bit						
	 1 = Oscillator system clock switch option is disabled (Main oscillator is source) 0 = Oscillator system clock switch option is enabled (Oscillator switching is enabled) Reserved: Read as '0' 										
bit 4-3	Reserved: Read as '0'										
bit 2-0	FOSC2:FOSC0: Oscillator Selection bits										
	 111 = RC oscillator w/ OSC2 configured as RA6 110 = HS oscillator with PLL enabled/CLock frequency = (4 x Fosc) 101 = EC oscillator w/ OSC2 configured as RA6 100 = EC oscillator w/ OSC2 configured as divide by 4 clock output 011 = RC oscillator 010 = HS oscillator 001 = XT oscillator 000 = LP oscillator 										
	Legend:										
	R = Reada	ble bit	P = Program	mable bit	U = Unim	plemented b	oit, read as	'0'			
	- n = Value	when device	is unprogram	nmed	u = Uncha	anged from	programme	ed state			

. .

_

Register 18-2: Configuration Register 1 Low (CONFIG1L: Byte Address 300000h)

R/P-1								
CP	СР							
bit 7							bit 0	_

CP: Code Protection bits (apply when in Code Protected Microcontroller Mode)

1 = Program memory code protection off

0 = All of program memory code protected

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

. . .

Register 18-3: Configuration Register 2 High (CONFIG2H: Byte Address 300003h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	—	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7							bit 0

bit 7-4 Reserved: Read as '0'

bit 3-1 WDTPS2:WDTPS0: Watchdog Timer Postscale Select bits

000 = 1:128 001 = 1:64 010 = 1:32 011 = 1:16 100 = 1:8 101 = 1:4 110 = 1:2 111 = 1:1

bit 0 WDTEN: Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled (control is placed on the SWDTEN bit)

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

Register 18-4: Configuration Register 2 Low (CONFIG2L: Byte Address 300002h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	—	BORV1	BORV0	BOREN	PWRTEN
bit 7							bit 0

bit 7-4 **Reserved:** Read as '0'

- bit 3-2 BORV1:BORV0: Brown-out Reset Voltage bits
 - $\begin{array}{l} 11 = \mathsf{VBOR} \text{ set to } 2.5\mathsf{V} \\ 10 = \mathsf{VBOR} \text{ set to } 2.7\mathsf{V} \\ 01 = \mathsf{VBOR} \text{ set to } 4.2\mathsf{V} \end{array}$
 - 00 = VBOR set to 4.5V

bit 1 **BOREN:** Brown-out Reset Enable bit ⁽¹⁾

- 1 = Brown-out Reset enabled
- 0 = Brown-out Reset disabled
 - **Note:** Enabling Brown-out Reset automatically enables the Power-up Timer (PWRT), regardless of the value of bit <u>PWRTEN</u>. Ensure the Power-up Timer is enabled any-time Brown-out Reset is enabled.
- bit 0 **PWRTEN:** Power-up Timer Enable bit ⁽¹⁾
 - 1 = PWRT disabled
 - 0 = PWRT enabled
 - **Note:** Enabling Brown-out Reset automatically enables the Power-up Timer (PWRT), regardless of the value of bit <u>PWRTE</u>. Ensure the Power-up Timer is enabled any-time Brown-out Reset is enabled.

Legend:

R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	is unprogrammed	u = Unchanged from programmed state

	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/P-1				
	_	_	_	—		_		CCP2MX				
	bit 7							bit 0				
7-1	Reserved	: Read as '0'										
0	CCP2MX:	CCP2 Mux I	oit									
		input/output input/output										
	Legend:											
	R = Reada	able bit	P = Progra	mmable bit	U = Unim	olemented	bit, read as	s 'O'				
	- n = Value	e when devic	e is unprogra	ammed	u = Uncha	anged from	n programm	ed state				
	U-0	U-0	U-0	U-0	U-0	U-0	R/P-1	R/P-1				
		—	—	—	_	—	Reserved	STVREN				
	bit 7							bit 0				
			Reserved: Read as '0'									
7-2	Reserved	: Read as '0'										
7-2 1		: Read as '0' : Maintain th										
	Reserved	: Maintain th	is bit set.	set Enable bit								
1	Reserved STVREN: 1 = Stack	: Maintain th	is bit set. nderflow Res w will cause	reset								
1	Reserved STVREN: 1 = Stack	: Maintain th Stack Full/U Full/Underflo	is bit set. nderflow Res w will cause w will not ca	reset			d bit, read as					

18.2 <u>Watchdog Timer (WDT)</u>

The Watchdog Timer is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKI pin. That means that the WDT will run, even if the clock on the OSC1/CLKI and OSC2/CLKO/ RA6 pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The $\overline{\text{TO}}$ bit in the RCON register will be cleared upon a WDT time-out.

The Watchdog Timer is enabled/disabled by a device configuration bit. If the WDT is enabled, software execution may not disable this function. When the WDTEN configuration bit is cleared, the SWDTEN bit enables/ disables the operation of the WDT. The WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT postscaler may be assigned using the configuration bits.

Note: The CLRWDT and SLEEP instructions clear the WDT and the postscaler if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

Note: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

18.2.1 CONTROL REGISTER

Register 18-7 shows the WDTCON register. This is a readable and writable register, which contains a control bit that allows software to override the WDT enable configuration bit, only when the configuration bit has disabled the WDT.

Register 18-7 WDTCON Register

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	_	SWDTEN
bit 7							bit 0

bit 7:1 Unimplemented: Read as '0'

bit 0 SWDTEN: Software Controlled Watchdog Timer Enable Bit

1 = Watchdog Timer is on

0 = Watchdog Timer is turned off if the WDTEN configuration bit in the configuration register = '0'

Legend:

R = Readable bit $W = Writable bit$	Logona.			
LL Unimplemented hit read as (0' n Nolus at DOD react	२ = Readable bit	W = Writable bit		
0 = Onimplemented bit, read as 0 - n = value at POR reset	U = Unimplemented bit	read as '0'	- n = Value at POR reset	

18.2.2 WDT POSTSCALER

The WDT has a postscaler that can extend the WDT reset period. The postscaler is selected at the time of the device programming, by the value written to the CONFIG2H configuration register.






FIGURE 18-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2H	—	_	—	—	WDTPS2	WDTPS2	WDTPS0	WDTEN
RCON	IPEN	LWRT	—	RI	TO	PD	POR	BOR
WDTCON	_		_	_		_	_	SWDTEN

Legend: Shaded cells are not used by the Watchdog Timer.

18.3 Power-down Mode (SLEEP)

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared, but keeps running, the \overline{PD} bit (RCON<3>) is cleared, the \overline{TO} (RCON<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

18.3.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- 1. External reset input on MCLR pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or a Peripheral Interrupt.

The following peripheral interrupts can wake the device from SLEEP:

- 1. PSP read or write.
- 2. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. TMR3 interrupt. Timer3 must be operating as an asynchronous counter.
- 4. CCP capture mode interrupt.
- 5. Special event trigger (Timer1 in asynchronous mode using an external clock).
- 6. MSSP (Start/Stop) bit detect interrupt.
- MSSP transmit or receive in slave mode (SPI/ I²C).
- 8. USART RX or TX (synchronous slave mode).
- 9. A/D conversion (when A/D clock source is RC).

Other peripherals cannot generate interrupts, since during SLEEP, no on-chip clocks are present.

External $\overline{\text{MCLR}}$ Reset will cause a device reset. All other events are considered a continuation of program execution and will cause a "wake-up". The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the RCON register can be used to determine the cause of the device reset. The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The $\overline{\text{TO}}$ bit is cleared, if a WDT time-out occurred (and caused wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 2) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

18.3.2 WAKE-UP USING INTERRUPTS


When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If an interrupt condition (interrupt flag bit and interrupt enable bits are set) occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt condition occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

FIGURE 18-3: WAKE-UP FROM SLEEP THROUGH INTERRUPT^(1,2)



Note 1: XT, HS or LP oscillator mode assumed.

- 2: GIE = '1' assumed. In this case, after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
- 3: TOST = 1024TOSC (drawing not to scale) This delay will not occur for RC and EC osc modes.
- 4: CLKOUT is not available in these osc modes, but shown here for timing reference.

18.4 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note:	Microchip Technology does not recom-
	mend code protecting windowed devices.

18.5 ID Locations

Five memory locations (200000h - 200004h) are designated as ID locations, where the user can store checksum or other code-identification numbers. These locations are accessible during normal execution through the TBLRD instruction or during program/verify. The ID locations can be read when the device is code protected.

18.6 In-Circuit Serial Programming

PIC18CXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

NOTES:

19.0 INSTRUCTION SET SUMMARY

The PIC18CXXX instruction set adds many enhancements to the previous PICmicro instruction sets, while maintaining an easy migration from these PICmicro instruction sets.

Most instructions are a single program memory word (16-bits), but there are three instructions that require two program memory locations.

Each single word instruction is a 16-bit word divided into an OPCODE, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18CXXX instruction set summary in Table 19-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 19-1 shows the opcode field descriptions.

Most **byte-oriented** instructions have three operands:

- 1. The file register (specified by the value of 'f')
- 2. The destination of the result (specified by the value of 'd')
- 3. The accessed memory (specified by the value of 'a')

'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by the value of 'f')
- 2. The bit in the file register (specified by the value of 'b')
- 3. The accessed memory (specified by the value of 'a')

'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by the value of 'k')
- The desired FSR register to load the literal value into (specified by the value of 'f')
- No operand required (specified by the value of '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by the value of 'n')
- The mode of the Call or Return instructions (specified by the value of 's')
- The mode of the Table Read and Table Write instructions (specified by the value of 'm')
- No operand required (specified by the value of '—')

All instructions are a single word, except for three double word instructions. These three instructions were made double word instructions so that all the required information is available in these 32-bits. In the second word, the 4-MSb's are 1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two word branch instructions (if true) would take 3 μ s.

Figure 19-1 shows the general formats that the instructions can have.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 19-2, lists the instructions recognized by the Microchip assembler (MPASM).

Section 19.1 provides a description of each instruction.

Field	Description
a	RAM access bit
a	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7)
BSR	Bank Select Register. Used to select the current RAM bank.
d	Destination select bit;
	d = 0: store result in WREG,
	d = 1: store result in file register f.
dest	Destination either the WREG register or the specified register file location
f	8-bit Register file address (0x00 to 0xFF)
fs	12-bit Register file address (0x000 to 0xFFF). This is the source address.
fd	12-bit Register file address (0x000 to 0xFFF). This is the destination address.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value)
label	Label name
mm	The mode of the TBLPTR register for the Table Read and Table Write instructions
	Only used with Table Read and Table Write instructions:
*	No Change to register (such as TBLPTR with Table reads and writes)
*+	Post-Increment register (such as TBLPTR with Table reads and writes)
*_	Post-Decrement register (such as TBLPTR with Table reads and writes)
+*	Pre-Increment register (such as TBLPTR with Table reads and writes)
n	The relative address (2's complement number) for relative branch instructions, or the direct
	address for Call/Branch and Return instructions
PRODH	Product of Multiply high byte
PRODL	Product of Multiply low byte
S	Fast Call / Return mode select bit.
	s = 0: do not update into/from shadow registers s = 1: certain registers loaded into/from shadow registers (Fast mode)
	Unused or Unchanged
u WREG	Working register (accumulator)
	Don't care (0 or 1)
x	The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility
	with all Microchip software tools.
TBLPTR	21-bit Table Pointer (points to a Program Memory location)
TABLAT	8-bit Table Latch
TOS	Top of Stack
PC	Program Counter
PCL	Program Counter Low Byte
PCH	Program Counter High Byte
PCLATH	Program Counter High Byte Latch
PCLATU	Program Counter Upper Byte Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer
TO	Time-out bit
PD	Power-down bit
C, DC, Z, OV, N	ALU status bits Carry, Digit Carry, Zero, Overflow, Negative
[]	Optional
()	Contents
\rightarrow	Assigned to
<>	Register bit field
E	In the set of
italics	User defined term (font is courier)

TABLE 19-1: OPCODE FIELD DESCRIPTIONS

FIGURE 19-1: GENERAL FORMAT FOR INSTRUCTIONS

FIGURE 19-1:	GENERAL FORMAT FOR INSTRUCTIONS	
	Byte-oriented file register operations	Example Instruction
	$\begin{array}{c ccccc} 15 & 10 & 9 & 8 & 7 & 0 \\ \hline OPCODE & d & a & f (FILE \#) \\ \hline d = 0 \text{ for result destination to be WREG register} \\ d = 1 \text{ for result destination to be file register (f)} \\ a = 0 \text{ to force Access Bank} \\ a = 1 \text{ for BSR to select bank} \\ f = 8\text{-bit file register address} \end{array}$	ADDWF MYREG, W, B
	Byte to Byte move operations (2-word)	
	15 12 11 0	
	OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
	15 12 11 0	
	1111 f (Destination FILE #)	
	f = 12-bit file register address	
	Bit-oriented file register operations	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	BSF MYREG, bit, B
	Literal operations 15 8 7 0 OPCODE k (literal) k = 8-bit immediate value	MOVLW 0x7F
	Control operations	
	CALL, GOTO and Branch operations	
	15 8 7 0 OPCODE n<7:0> (literal)	GOTO Label
	15 12 11 0	
	1111 n<19:8> (literal)	
	n = 20-bit immediate value	
	15 8 7 0 OPCODE S n<7:0> (literal) 15 12 11 0 n<19:8> (literal) 12 11	CALL MYFUNC
	S = Fast bit	
	15 11 10 0 OPCODE n<10:0> (literal)	BRA MYFUNC
	15 8 7 0	
	OPCODE n<7:0> (literal)	BC MYFUNC

TABLE 19-2: PIC18CXXX INSTRUCTION SET

Mnemonic, Operands		Description	Quality	16-Bit Instruction Word			ord	Status	Neter
		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED	FILE REGISTER OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3,
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3,
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3,
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
ORWF	f, d, a	Inclusive OR WREG with f	1		00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	0 4	f _d (destination)2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	1, 2
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	1, 2
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	
SUBFWB	f, d, a	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB	f, d, a	Subtract WREG from f with	1		10da	ffff	ffff		1, 2
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a, a	Test f, skip if 0	1 (2 or 3)		011a	ffff		None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1 (2 01 0)		10da	ffff	ffff	Z, N	., _
-		E REGISTER OPERATIONS		0001	IUUU	LILL	TTTT	2,11	
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1		bbba		ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)		bbba		ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)				ffff	None	3, 4 3, 4
BTG	f, d, a	Bit Toggle f	1 (2 01 3)		bbba bbba		ffff	None	1, 2
		ORT register is modified as a fund							

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2 word instructions. The second word of these instruction will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

Mnemonic, Operands		Description	0	16-Bit	16-Bit Instruction Word			Status	
		Description	Cycles	MSb	MSb		LSb	Affected	Notes
CONTROL	OPER/	ATIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	2	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	1 (2)	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	—	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP		No Operation	1	0000	0000	0000	0000	None	
NOP		No Operation (Note 4)	1	1111	xxxx	xxxx	xxxx	None	
POP		Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device RESET	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH,	
								PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	—	Go into standby mode	1	0000	0000	0000	0011	TO, PD	

TABLE 19-2:	PIC18CXXX INSTRUCTION SET	(Cont.'d)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2 word instructions. The second word of these instruction will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

TABLE 19-2:	PIC18CXXX INSTRUCTION SET	(Cont.'d)
-------------	---------------------------	-----------

Mnemonic,		Description	16-Bit Instruction Wor		ord	Status	Notos		
Operands		Description	Cycles	MSb			LSb	Affected	Notes
LITERAL C	PERATI	ONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit)1st word	2	1110	1110	00ff	kkkk	None	
		to FSRx2nd word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	$IORY \leftrightarrow$	PROGRAM MEMORY OPERATION	ONS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2 (5)	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2 word instructions. The second word of these instruction will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

19.1 Instruction Set

ADD	DLW	ADD liter	al to WI	REG		
Synt	ax:	[label] A	ADDLW	k		
Operands:		$0 \le k \le 25$	55			
Ope	ration:	(WREG)	+ k \rightarrow W	'REG		
Status Affected:		N,OV, C,	DC, Z			
Encoding:		0000	1111	kkk	k	kkkk
Des	cription:	The content to the 8-b placed in	it literal '			
Wor	ds:	1				
Cycl	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	Read literal 'k'	Proce Data			/rite to VREG
	mple: Before Instru WREG = After Instruct WREG =	ction 0x10 ion	0x15			

ADDWF		EG to f				
Syntax:	[<i>label</i>] A	DDWF	f,d,a			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	(WREG) -	+ (f) \rightarrow c	lest			
Status Affected:	N,OV, C, I	DC, Z				
Encoding:	0010	01da	fff	f ffff		
Description: Add WREG to register 'f'. If 'd' is 0				f'. If 'd' is 0,		
is 1, the result is stored back in r ister 'f' (default). If 'a' is 0, the Access Bank will be selected. If is 1, the BSR will not be override (default).				0, the ected. If 'a'		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		
Decode	Read register 'f'	Proce Data		Write to destination		
Example:	ADDWF	REG,	0, 0			

Before Instruction

WREG	=	0x17
REG	=	0xC2
After Instrue	ction	

WREG	=	0xD9
REG	=	0xC2

ADDWFC	ADD WREG and Carry bit to f			
Syntax:	[<i>label</i>] A[DWFC	f,d,a	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	(WREG) +	• (f) + (C)	\rightarrow dest	
Status Affected:	N,OV, C, E	DC, Z		
Encoding:	0010	00da	ffff	ffff
	memory lo result is pl the result location 'f' Bank will t BSR will n	aced in \ is placed . If 'a' is be select	WREG. I I in data 0, the Ad ed. If 'a'	f 'd' is 1, memory ccess is 1, the
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proces Data		rite to tination
Example:	ADDWFC	REG,	0, 1	
Before Instru Carry b				

ANDLW	AND litera	al with WR	EG		
Syntax:	[<i>label</i>] A	[<i>label</i>] ANDLW k			
Operands:	$0 \le k \le 25$	5			
Operation:	(WREG)	AND. k \rightarrow \	VREG	3	
Status Affected:	N,Z				
Encoding:	0000	1011 k	kkk	kkkk	
Words:	with the 8- placed in V 1	bit literal 'k WREG.	'. The	result is	
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read literal 'k'	Process Data	-	/rite to VREG	
Example:	ANDLW	0x5F			

0xA3

0x03

Before Instr	uctior	۱
WREG	=	
After Instru	ction	
WREG	=	

=	0x02
=	0x4D

After Instruction

Carry	bit=	0
REG	=	0x02
WREG	=	0x50

nnnn

nnnn

Branch if Carry [*label*] BC n $-128 \le n \le 127$ if carry bit is '1'

gram will branch.

a two-cycle instruction.

None 1110

1 1(2)

 $(PC) + 2 + 2n \rightarrow PC$

0010

If the Carry bit is '1', then the pro-

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then

AN	DWF	A		EG with	n f				вс		В
Syn	tax:]	label] A	NDWF	f,d	,a			Syn	tax:	[/
Ope	erands:	0	$\leq f \leq 25$	5					Ope	rands:	-1
			∈ [0,1] ∈ [0,1]						Ope	eration:	if o
Оре	eration:	(\	NREG).	AND. (f	$) \rightarrow d$	lest			Stat	us Affected:	No
Stat	us Affected:	Ν	I,Z						Enc	oding:	
Enc	oding:	Γ	0001	01da	ff	ff	ffff		Des	cription:	lf
	cription:	w is re ((B B	he conte vith regis s stored i esult is s default). ank will f SR will r default).	ter 'f'. If n WRE0 tored ba If 'a' is pe selec	'd' is G. If ' ack in 0, the cted.	0, the d' is regis Acc If 'a'	e result I, the ster 'f' ess		Wor		Th ac ha in: P(a ⁻ 1
Wor	ds:	1							Сус		1(
Сус	les:	1							Q C If Ju	ycle Activity:	
QC	vcle Activity:								11 00	Q1	
	Q1	r	Q2	Q	3	1	Q4	I		Decode	Rea
	Decode		Read gister 'f'	Proce Dat			rite to tination			No	
			giotor i	Dut	<u>u</u>	400				operation	ope
Exa	<u>mple</u> :	A	NDWF	REG,	0, 0				lf N	lo Jump:	
	Before Instru	uctio	n							Q1	Q2
	WREG REG	= =	0x17 0xC2							Decode	Rea
	After Instruc	tion							_		
	WREG REG	= =	0x02 0xC2						<u>Exa</u>	mple:	HE
	REG	=	UXC2							Before Instr	uctior
										After Instruc	

Q2 Q3 Q4 Read literal Process Write to PC 'n Data No No No operation operation operation Q2 Q3 Q4 Read literal Process No 'n Data operation HERE ВC 5 ction address (HERE) =

1;

0;

address (HERE+12)

address (HERE+2)

=

=

=

=

PC

PC

If Carry

BCF	Bit Clear	f			
Syntax:	[<i>label</i>] E	BCF f,	b,a		
Operands:	0 ≤ f ≤ 25 0 ≤ b ≤ 7 a ∈ [0,1]				
Operation:	$0 \rightarrow f < b >$				
Status Affected:	None				
Encoding:	1001 bbba ffff ffff				
Description:	Bit 'b' in register 'f' is cleared. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q	3	Q4	
Decode	Read register 'f'	Proce Data		Write gister 'f'	
Example:	BCF	FLAG_RE	G, 7,	D	
After Instruct	G = 0xC7				

BN		Branch if	Negati	ve		
Synt	ax:	[<i>label</i>] B	Nn			
Ope	rands:	-128 ≤ n ≤	127			
Ope	ration:		if negative bit is '1' (PC) + 2 + 2n \rightarrow PC			
State	us Affected:	None				
Enco	oding:	1110	0110	nnnn	nnnn	
Des	cription:	h: If the Negative bit is '1', then the program will branch. The 2's complement number '2n'				
		added to t have incre instruction PC+2+2n. a two-cycl	mented , the ne This ir	to fetch w addre	the next ss will be	
Wor	ds:	1				
Cycl	es:	1(2)				
Q Cy If Ju	ycle Activity: mp:					
	Q1	Q2	Q3	3	Q4	
	Decode	Read literal 'n'	Proce Data		rite to PC	
	No operation	No operation	No operat		No peration	
lf N	o Jump:					
	Q1	Q2	Q	3	Q4	
	Decode	Read literal 'n'	Proce Data		No peration	
Fxai	mple:	HERE	BN	Jump		

Example: HERE BN Jump

Before	Instruction		
PC	=	address	(HERE)
After In	struction		
	Negative = PC =	1; address	(Jump)
TI	Negative= PC =	0; address	(HERE+2)

BNC	Branch if	Not Carry		BNN	1	Bra
Syntax:	[<i>label</i>] B	NC n		Synt	tax:	[la
Operands:	-128 ≤ n ≤	127		Ope	rands:	-12
Operation:	if carry bit (PC) + 2 +			Ope	ration:	if no (PC
Status Affected:	None			Stat	us Affected:	Nor
Encoding:	1110	0011 nn:	nn nnnn	Enc	oding:	1
Description:	If the Carr gram will b	y bit is '0', th pranch.	en the pro-	Des	cription:	lf th pro
	added to t have incre instruction PC+2+2n.	he PC. Sinc mented to fe				The add hav inst PC a tv
Words:	1			Wor	ds:	1
Cycles:	1(2)			Cyc	es:	1(2
Q Cycle Activity: If Jump:				Q C If Ju	ycle Activity: mp:	
Q1	Q2	Q3	Q4		Q1	C
Decode	Read literal 'n'	Process Data	Write to PC]	Decode	Read 'i
No	No	No	No		No	Ν
operation	operation	operation	operation] If N	operation o Jump:	oper
If No Jump: Q1	Q2	Q3	Q4	11 11	Q1	C
Decode	Read literal 'n'	Process Data	No operation]	Decode	Read
Example:	HERE	BNC Jump		Exa	<u>mple</u> :	HER
Before Instruction		dress (HER	Е)		Before Instr	uction
After Instruc If Car PC If Car PC	ry = 0; = ad ry = 1;	dress (Jum dress (HER			After Instruct If Neg PC If Neg PC	ative

BNN	BNN Branch if Not Negative					
Synt	ax:	[<i>label</i>] B	[<i>label</i>] BNN n			
Oper	ands:	-128 ≤ n ≤	≤ 127			
Operation: if negative bit is '0' (PC) + 2 + 2n \rightarrow PC						
Statu	us Affected:	None				
Enco	oding:	1110	0111	nnnn	nnnn	
Desc	cription:	If the Neg program v			en the	
The 2's complement number '2n' is added to the PC. Since the PC wil have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.				e PC will the next s will be		
Word	ds:	1				
Cycle	es:	1(2)	1(2)			
Q Cy If Jur	vcle Activity: np:					
	Q1	Q2	Q3	3	Q4	
	Decode	Read literal 'n'	Proce Data		te to PC	
	No operation	No operation	No operat	ion op	No eration	
If No	o Jump:					
	Q1	Q2	Q3	3	Q4	
	Decode	Read literal 'n'	Proce Data		No eration	
<u>Exar</u>	n <u>ple</u> : Before Instru PC		BNN	Jump		

0; address (Jump) 1; address (HERE+2)

=

BNOV	,	Branch if	Not Overflo	w	
Syntax	(:	[<i>label</i>] B	NOV n		
Opera	nds:	-128 ≤ n ≤	127		
Opera	tion:	if overflow (PC) + 2 +			
Status	Affected:	None			
Encod	ing:	1110	0101 nn:	nn nnnn	
Descri	ption:	If the Overflow bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.			
Words	:	1			
Cycles	5:	1(2)			
Q Cyc If Jum	le Activity: p: Q1	Q2	Q3	Q4	
Г	Decode	Read literal	Process	Write to PC	
	Decede	'n	Data		
	No	No	No	No	
L	operation	operation	operation	operation	
If No	-				
_	Q1	Q2	Q3	Q4	
	Decode	Read literal	Process	No	
		'n	Data	operation	
<u>Examp</u>	<u>ole</u> :	HERE	BNOV Jump		
Be	efore Instru		dress (HER	E)	
At	ter Instruct If Over PC If Over PC	cflow = 0; = ad cflow = 1;	dress (Jum dress (HER	-	

Synt	ax:	[<i>label</i>] B	NZ n			
Ope	rands:	-128 ≤ n ≤	$-128 \le n \le 127$			
	ration:		if zero bit is '0' (PC) + 2 + 2n \rightarrow PC			
State	us Affected:	None				
Enco	oding:	1110	0001	nnnı	n nnnn	
Des	cription:	If the Zero gram will b		', then	the pro-	
		have incre instruction PC+2+2n. a two-cycl	, the ne This in	w add struct	ress will b	
Wore	ds:	1				
Wore Cycl		1 1(2)				
Cycl	es: ycle Activity:	•				
Cycl Q Cy	es: ycle Activity:	•	Q3	ł	Q4	
Cycl Q Cy	es: ycle Activity: mp:	1(2)	Q3 Proce Data	SS	Q4 Write to PC	
Cycl Q Cy	es: ycle Activity: mp: Q1	1(2) Q2 Read literal	Proce	SS		
Cycl Q Cy If Ju	es: ycle Activity: mp: Q1 Decode No operation	1(2) Q2 Read literal 'n'	Proce Data	SS '	Write to PC	
Cycl Q Cy If Ju	es: ycle Activity: mp: Q1 Decode No	1(2) Q2 Read literal 'n' No	Proce Data No	SS '	Write to PC	
Cycl Q Cy If Ju	es: ycle Activity: mp: Q1 Decode No operation	1(2) Q2 Read literal 'n' No	Proce Data No	ss a ion	Write to PC	
Cycl Q Cy If Ju	es: ycle Activity: mp: Q1 Decode No operation o Jump:	1(2) Q2 Read literal 'n' No operation Q2 Read literal	Proce Data No operati Q3 Proce	ss i a ion ss	Write to PC No operation Q4 No	
Cycl Q Cy If Ju	es: ycle Activity: mp: Q1 Decode No operation o Jump: Q1	1(2) Q2 Read literal 'n' No operation Q2	Proce Data No operati	ss i a ion ss	Write to PC No operation Q4	
Cycl Q Cy If Ju	es: ycle Activity: mp: Q1 Decode No operation o Jump: Q1	1(2) Q2 Read literal 'n' No operation Q2 Read literal	Proce Data No operati Q3 Proce Data	ss i a ion ss	Write to PC No operation Q4 No	
Cycl Q Cy If Ju If Ju	es: ycle Activity: mp: Q1 Decode No operation o Jump: Q1 Decode	1(2) Q2 Read literal 'n' No operation Q2 Read literal 'n' HERE	Proce Data No operati Q3 Proce Data	ss i ss	Write to PC No operation Q4 No	

If Zero PC If Zero PC

= = =

=

0; address (Jump) 1; address (HERE+2)

						_			
BRA	4	Uncondit	ional Branc	h	BS	-	Bit Set f		
Syn	tax:	[<i>label</i>] B	RA n		Syr	itax:	[<i>label</i>] B	SF f,b,a	
Ope	erands:	-1024 ≤ n	≤ 1023		Ope	erands:	$0 \le f \le 255$	5	
Ope	eration:	(PC) + 2 +	\cdot 2n \rightarrow PC				$0 \le b \le 7$		
Stat	us Affected:	None			0.5		a ∈ [0,1]		
Enc	oding:	1101	0nnn nn	nn nnnn		eration:	$1 \rightarrow f < b >$		
	cription:	Add the 2'	s compleme	nt number	Sta	tus Affected:	None		
Des	cription.		PC. Since t		Enc	oding:	1000	bbba ff	ff ffff
		have incre	mented to fe	etch the next	Des	scription:	Bit 'b' in re	gister 'f' is s	et. If 'a' is 0
		instruction	, the new ad	dress will be			Access Ba	ank will be se	elected, over-
				ction is a two-			0	BSR value.	,
		cycle instr	uction.					ank will be s	elected as
Wor	ds:	1					per the BS	SR value.	
Сус	les:	2			Wo	rds:	1		
QC	ycle Activity:				Сус	eles:	1		
	Q1	Q2	Q3	Q4	QC	Cycle Activity:			
	Decode	Read literal	Process	Write to PC		Q1	Q2	Q3	Q4
	-	'n	Data			Decode	Read	Process	Write
	No	No	No	No			register 'f'	Data	register 'f'
	operation	operation	operation	operation	J				
					<u>Exa</u>	ample:	BSF F	LAG_REG, 7	, 1
Exa	<u>mple</u> :	HERE	BRA Jump			Before Instru	uction		
	Before Instru	uction				FLAG_RE		0A	
	PC	= ad	dress (HER	Е)		After Instruct			
	After Instruc	tion				FLAG_RE	EG= 0x	8A	
	PC	= ad	dress (Jum	p)					

BTF	SC	Bit Test Fi	le, Skip if C	lear			
Synt	ax:	[label] BT	[label] BTFSC f,b,a				
Oper	Operands: $0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$						
Operation: skip if (f) = 0							
Statu	us Affected:	None					
Enco	oding:	1011 bbba ffff ffff					
Desc	escription: If bit 'b' in register 'f' is 0, then the next instruction is skipped. If bit 'b' is 0, then the next instruct fetched during the current instruct execution is discarded, and a NOT executed instead, making this a t cycle instruction. If 'a' is 0, the Access Bank will be selected, ow riding the BSR value. If 'a' = 1, th the bank will be selected as per t BSR value (default). 'ords: 1				n the struction struction a NOP is is a two- he d, over- : 1, then		
Q Cy	/cle Activity: Q1	•	eles if skip an d instruction Q3	nd fol	lowed Q4		
	Decode	Read	Process Data	1	No No		
		register 'f'		ор	eration		
lf ski	•						
1	Q1	Q2	Q3	<u> </u>	Q4		
	No operation	No operation	No operation	on	No eration		
lf ski	p and followe			00	oration		
	Q1	Q2	Q3		Q4		
	No	No	No		No		
	operation	operation	operation	ор	eration		
	No operation	No operation	No operation	on	No eration		
<u>Exar</u>	n <u>ple</u> : Before Instru	HERE B FALSE : TRUE : Ction	IFSC FLA	G, 1			
	PC		lress (HERE	Ξ)			
	After Instruct If FLAG PC If FLAG PC	<1> = 0; = add <1> = 1;	lress (TRUB lress (FALS				

BTF	SS	Bit Test File, Skip if Set					
Synt	ax:	[<i>label</i>] BT	FSS f,b,a				
Oper	rands:	$0 \le f \le 255$					
		$0 \le b < 7$					
~		a ∈ [0,1]	\				
-	ration:	skip if (f 	>) = 1				
Statu	us Affected:	None					
Enco	oding:	1010	bbba ff	ff ffff			
Desc	cription:	If bit 'b' in re instruction	egister 'f' is 1 t	then the next			
			, then the ne	xt instruction			
			ing the curre				
		tion executi	ion, is discard	ded and an			
			cuted instead	-			
		•	instruction.				
			SR value. If				
		the bank w	ill be selected				
		BSR value	(default).				
Word	ds:	1					
Cycle	es:	1(2)					
		-	Note: 3 cycles if skip and followed				
		by a 2-word	d instruction				
Q Cy	cle Activity:	00	00	0.4			
1	Q1 Decode	Q2 Read	Q3 Process Data	Q4 No			
	Decode	register 'f'	FIUCESS Data	operation			
lf ski	p:	<u> </u>					
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
lf ski	p and followe						
i	Q1	Q2	Q3	Q4			
	No operation	No operation	No operation	No operation			
	No	No	No	No			
	operation	operation	operation	operation			
_							
<u>Exar</u>	nple:	HERE BI FALSE :	FSS FLAG	, 1, 0			
		TRUE :					
	Before Instru	ction					
	PC	= add	lress (HERE)			
	After Instruct						
	After Instruct If FLAG PC	<1> = 0;	lress (FALSI	E)			
	If FLAG	<1> = 0; = add <1> = 1;	lress (FALS) lress (TRUE				

BTG	Bit Toggl	le f		
Syntax:	[<i>label</i>] E	3TG f,b,a		
Operands:	0 ≤ f ≤ 25 0 ≤ b < 7 a ∈ [0,1]	5		
Operation:	$(\overline{f}) \to$	f 		
Status Affected:	None			
Encoding:	0111	bbba	ffff	ffff
Description:	inverted. will be se value. If '	lata memo If 'a' is 0, lected, ove a' = 1, the as per the	the Acce erriding t n the bar	ess Bank he BSR nk will be
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Process Data		/rite ster 'f'
Example:	BTG	PORTC,	4, 0	
Before Instru	uction:			
PORTC	= 0111	0101 [0x	75]	
After Instruc	tion:			
PORTC	= 0110	0101 [0x0	65]	

BOV	Branch if	Overflow				
Syntax:	[<i>label</i>] B	OV n				
Operands:	-128 ≤ n ≤	-128 ≤ n ≤ 127				
Operation:		if overflow bit is '1' (PC) + 2 + 2n \rightarrow PC				
Status Affected:	None					
Encoding:	1110	0100 nn	nn nnnn			
Description:	program w The 2's co added to t have incre instruction PC+2+2n.	If the Overflow bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.				
Words:	1					
Cycles:	1(2)					
Q Cycle Activity If Jump:	:					
Q1	Q2	Q3	Q4			
Decode	Read literal 'n'	Process Data	Write to PC			
No operation	No operation	No operation	No operation			
If No Jump:						
Q1	Q2	Q3	Q4			
Decode	Read literal 'n'	Process Data	No operation			
Example: Before Insti	HERE	BOV Jump				

Delote	Instruction			
PC		=	address	(HERE)
After In	struction			
If	Overflow	7 =	1;	
	PC	=	address	(Jump)
If	Overflow	7=	0;	
	PC	=	address	(HERE+2)

ΒZ		Branch if	Zero				
Synt	ax:	[<i>label</i>] B	[<i>label</i>] BZ n				
Ope	rands:	-128 ≤ n ≤	-128 ≤ n ≤ 127				
Ope	ration:	if Zero bit (PC) + 2 +					
State	us Affected:	None					
Enco	oding:	1110	0000 nn:	nn nnnn			
Des	cription:	gram will b		en the pro- umber '2n' is			
		have incre instruction PC+2+2n.	mented to fe				
Wor	ds:	1					
Cycl	es:	1(2)					
Q C <u>y</u> If Ju	ycle Activity: mp:						
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	Write to PC			
	No	No	No	No			
14 1.1	operation	operation	operation	operation			
IT IN	o Jump: Q1	Q2	Q3	Q4			
	Decode	Read literal	Process	No.			
	200040	'n	Data	operation			
<u>Exa</u>	<u>mple</u> :	HERE	BZ Jump				
	Before Instru	iction					
	PC		dress (HER	E)			
	After Instruct If Zerc PC If Zerc PC	$\begin{array}{rcl} & = & 1; \\ & = & ad \\ & = & 0; \end{array}$	dress (Jum dress (HER				

Syntax:	[label] (· •		
Operands:	$0 \le k \le 10$.,5		
oporando.	s ∈ [0,1]	10070			
Operation:	(PC) + 4 -				
	$k \rightarrow PC < 2$	20:1>,			
	if s = 1 (WREG) -	→ WS			
	(STATUS)		TUSS	,	
	$(BSR) \rightarrow$	BSRS			
Status Affected:	None				
Encoding:					
1st word (k<7:0>)		110s	k ₇ kk		kkkk
2nd word(k<19:8>		k ₁₉ kkk	kkk:		kkkk
Description:	Subroutin				-
	memory ra				
	address (I return sta				
	TUS and				
	pushed in				
					7
	shadow re and BSRS	gisters,	WS, S	STA	TUSS
	shadow re and BSRS occurs (de	egisters, 5. If 's' = efault). T	WS, \$ = 0, nc Then tl	STA o up he 2	TUSS date 20-bit
	shadow re and BSRS occurs (de value 'k' is	egisters, S. If 's' = efault). T s loaded	WS, 3 = 0, nc Then tl I into F	STA o up he 2 PC<	TUSS date 20-bit 20:1>
	shadow re and BSRS occurs (de value 'k' is CALL is a	egisters, S. If 's' = efault). T s loaded	WS, 3 = 0, nc Then tl I into F	STA o up he 2 PC<	TUSS date 20-bit 20:1>
Words:	shadow re and BSRS occurs (de value 'k' is CALL is a 2	egisters, S. If 's' = efault). T s loaded	WS, 3 = 0, nc Then tl I into F	STA o up he 2 PC<	TUSS date 20-bit 20:1>
Cycles:	shadow re and BSRS occurs (de value 'k' is CALL is a	egisters, S. If 's' = efault). T s loaded	WS, 3 = 0, nc Then tl I into F	STA o up he 2 PC<	TUSS date 20-bit 20:1>
Cycles: Q Cycle Activity:	shadow re and BSRS occurs (de value 'k' is CALL is a 2 2	egisters, S. If 's' = efault). 1 s loadec two-cyc	WS, 3 = 0, nc Then tl I into F Sle inst	STA o up he 2 PC<	TUSS date 20-bit 20:1> tion.
Cycles: Q Cycle Activity: Q1	shadow re and BSRS occurs (de value 'k' is CALL is a 2 2 Q2	egisters, S. If 's' = efault). ∃ s loadec two-cyc	WS, 3 = 0, nc Fhen tl I into F cle inst	STA o up he 2 PC< truc	TUSS date 20-bit 20:1> tion.
Cycles: Q Cycle Activity:	shadow re and BSRS occurs (de value 'k' is CALL is a 2 2 Q2 Read literal	egisters, S. If 's' = efault). T s loadec two-cyc Q(Push P	WS, s = 0, nc Fhen tl I into F cle inst cle inst	STA o up he 2 PC< truc	TUSS date 20-bit 20:1> tion. Q4 ad litera
Cycles: Q Cycle Activity: Q1	shadow re and BSRS occurs (de value 'k' is CALL is a 2 2 Q2	egisters, S. If 's' = efault). ∃ s loadec two-cyc	WS, s = 0, nc Fhen tl I into F cle inst C to k	STA) up he 2 PC< truc Rea 'k'<	TUSS date 20-bit 20:1>, tion. Q4 ad litera <19:8>,
Cycles: Q Cycle Activity: Q1	shadow re and BSRS occurs (de value 'k' is CALL is a 2 2 Q2 Read literal	egisters, S. If 's' = efault). T s loadec two-cyc Q(Push P	WS, s = 0, nc Fhen tl I into F cle inst cle inst	STA) up he 2 PC< truc Rea 'k'<	TUSS date 20-bit 20:1>, tion. Q4 ad litera <19:8>,
Cycles: Q Cycle Activity: Q1 Decode	shadow re and BSRS occurs (de value 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>,	egisters, S. If 's' = efault). T s loadec two-cyc Push P stac	WS, s = 0, nc Fhen tl I into F cle inst cle inst	STA o up he 2 PC< truc Rea 'k'< Writ	TUSS date 20-bit 20:1> tion. Q4 ad litera (19:8>, te to PC
Cycles: Q Cycle Activity: Q1 Decode No operation	shadow re and BSRS occurs (de value 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>, No operation	egisters, S. If 's' = efault). T s loadec two-cyc Push P stac No operat	WS, s = 0, nc Then th I into F cle inst C to k	STA o up he 2 PC < truc 'k'< Writ	TUSS date 20-bit 20:1> tion. Q4 ad litera (19:8>, te to PC No eration
Cycles: Q Cycle Activity: Q1 Decode No operation Example:	shadow re and BSRS occurs (de value 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>, No operation HERE	egisters, S. If 's' = efault). 7 s loadec two-cyc Push P stac No	WS, s = 0, nc Fhen tl I into F cle inst cle inst	STA o up he 2 PC < truc 'k'< Writ	TUSS date 20-bit 20:1> tion. <u>Q4</u> ad litera (19:8>, te to PC No eration
Cycles: Q Cycle Activity: Q1 Decode No operation Example: Before Instruct	shadow re and BSRS occurs (de value 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>, No operation HERE ction	egisters, S. If 's' = efault). 1 s loadec two-cyc Q(Push P stac No operat	WS, s = 0, nc Then th I into F cle inst C to k	STA o up he 2 PC < truc 'k'< Writ	TUSS date 20-bit 20:1> tion. <u>Q4</u> ad litera (19:8>, te to PC No eration
Cycles: Q Cycle Activity: Q1 Decode No operation Example: Before Instruct	shadow re and BSRS occurs (de value 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>, No operation HERE ction Address(H	egisters, S. If 's' = efault). 1 s loadec two-cyc Q(Push P stac No operat	WS, s = 0, nc Then th I into F cle inst C to k	STA o up he 2 PC < truc 'k'< Writ	TUSS date 20-bit 20:1> tion. <u>Q4</u> ad litera (19:8>, te to PC No eration
Cycles: Q Cycle Activity: Q1 Decode No operation Example: Before Instruct PC = After Instructi PC =	shadow re and BSRS occurs (de value 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>, No operation HERE ction Address(Hi ion Address(T	egisters, S. If 's' = efault). T s loaded two-cyc Push P stac Operat CALL ERE)	WS, s = 0, nc Fhen tl I into F cle inst C to k	STA o up he 2 PC < truc 'k'< Writ	TUSS date 20-bit 20:1>. tion. <u>Q4</u> ad litera (19:8>, te to PC No eration
Cycles: Q Cycle Activity: Q1 Decode No operation Example: Before Instruct PC = After Instructi PC = TOS =	shadow re and BSRS occurs (de value 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>, No operation HERE ction Address(HI	egisters, S. If 's' = efault). T s loaded two-cyc Push P stac Operat CALL ERE)	WS, s = 0, nc Fhen tl I into F cle inst C to k	STA o up he 2 PC < truc 'k'< Writ	TUSS date 20-bit 20:1>. tion. <u>Q4</u> ad litera (19:8>, te to PC No eration

	RF	Clear f			
Synt	tax:	[<i>label</i>] CL	RF f,a		
Ope	rands:	0 ≤ f ≤ 25 a ∈ [0,1]	5		
Ope	ration:	$\begin{array}{c} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$			
Stat	us Affected:	Z			
Enc	oding:	0110	101a	ffff	ffff
Des	cription:	Clears the register. will be sel value. If be selecte (default).	f 'a' is 0, ected, o a' = 1, tł	the Acc verriding nen the	ess Bank the BSR bank will
Wor	ds:	1			
Cyc	les:	1			
QC	ycle Activity:				
	Q1	Q2	Q	3	Q4
	Decode	Read register 'f'	Proce Data		Write egister 'f'
<u>Exa</u>	mple:	CLRF	FLAG_	_REG,1	
	Before Instru				
	FLAG_RE		k5A		
	After Instruct		<00		
	F LAG_RE	- U	200		

	-	01		T :		
CLRWD		Clear Wa	-			
Syntax:		[label]	CLRWD	Т		
Operand	s:	None				
Operation	n:		,			
Status Af	fected:	TO, PD				
Encoding	j :	0000	0000	0000	0100	
Description: CLRWDT instruction r Watchdog Timer. It a postscaler of the WE TO and PD are set.				It also re WDT. Sta	sets the	
Words:		1				
Cycles:		1				
Q Cycle	Activity:					
-	Q1	Q2	Q	3	Q4	
De	ecode	No operation	Proce Data		No eration	
Example	:	CLRWDT				
Befo	re Instru	iction				
	WDT cou	inter =	?			
	r Instruct					
	WDT cou	inter =	0×00			

COMF	Complement f			CPFSEQ	Compare f with WREG, skip if
Syntax:	[label] C	COMF f,d,a			WREG
Operands:	$0 \le f \le 255$	5		Syntax:	[label] CPFSEQ f,a
	d ∈ [0,1] a ∈ [0,1]			Operands:	0 ≤ f ≤ 255 a ∈ [0,1]
Operation:	$(\overline{f}) \rightarrow de$	st		Operation:	(f) – (WREG),
Status Affected:	N,Z				skip if (f) = (WREG)
Encoding:	0001	11da ffi	f ffff		(unsigned comparison)
Description:	The conte		r 'f' are com-	Status Affect	ted: None
		I. If 'd' is 0 th		Encoding:	0110 001a ffff fff
		VREG. If 'd' is		Description:	Compares the contents of data
		ack in regist			memory location 'f' to the conten
	• •	If 'a' is 0, the			of WREG by performing an
		alue. If 'a' =	-		unsigned subtraction.
		e selected a	s per the		If 'f' = WREG, then the fetched instruction is discarded and an M
	BSR value	e (delauit).			is executed instead making this a
Words:	1				two-cycle instruction. If 'a' is 0, t
Cycles:	1				Access Bank will be selected, ov riding the BSR value. If 'a' = 1,
Q Cycle Activity: Q1	Q2	Q3	Q4		then the bank will be selected as
Decode	Read	Process	Write to		per the BSR value (default).
200040	register 'f'	Data	destination	Words:	1
				Cycles:	1(2)
Example:	COMF	REG, 0, 0			Note: 3 cycles if skip and followe by a 2-word instruction
Before Instru				Q Cycle Acti	-
REG After Instruct	= 0x13			Q Cycle Acti Q1	Q2 Q3 Q4
REG	= 0x13			Decod	
WREG	= 0xEC				register 'f' Data operation
				If skip:	
				Q1	Q2 Q3 Q4
				No operati	NO NO NO on operation operation
				If skip and fo	Ilowed by 2-word instruction:
				Q1	Q2 Q3 Q4
				No	No No No
				operati No	on operation operation operation
				operati	
				<u>Example</u> :	HERE CPFSEQ REG, 0 NEQUAL :
				Defensel	EQUAL :
					nstruction Address = HERE
				WRE	:G = ?
				REG	
				After Ins	
				If	REG = WREG; PC = Address (EQUAL)
				If	REG ≠ WREG;

PC

=

Address (NEQUAL)

CPFSGT	Compare WREG	f with WRE	G, skip if f >	CPFSLT
Syntax:	[label] (CPFSGT f,	a	Syntax:
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5		Operands:
Operation:	(f) – (WRE skip if (f) > (unsigned)	Operation:
Status Affected:	None	·		Status Affected
Encoding:	0110	010a ff	ff ffff	Encoding:
Description:	memory lo of the WR	the content ocation 'f' to t EG by perfor	s of data the contents	Description:
	If the conter instruction is execute two-cycle Access Ba riding the then the b	its of , then t is discarded d instead ma instruction.	d and a NOP aking this a If 'a' is 0, the elected, over- If 'a' = 1, elected as	Words:
Words:	1	(Words:
Cycles:		cles if skip a d instructior		Cycles: Q Cycle Activity
Q Cycle Activity:				Q1
Q1	Q2	Q3	Q4	Decode
Decode	Read register 'f'	Process Data	No operation	If skip:
lf skip:				Q1
Q1	Q2	Q3	Q4	No
No operation	No operation	No operation	No operation	operation If skip and follo
If skip and follow			oporation	Q1
Q1	Q2	Q3	Q4	No
No	No	No	No	operation
operation	operation	operation	operation	No
No operation	No operation	No operation	No operation	operation
Example:	HERE NGREATER GREATER	CPFSGT RE	<u> </u>	<u>Example</u> : Before Inst
Before Instr	uction			PC
PC		dress (HER	E)	W After Jestru
WREG After Instruc	= ?			After Instru
If REG PC If REG PC	= Ad ≤ WR	EG; dress (GRE EG; dress (NGR		PC If RE PC

PFSLT	Compare WREG	Compare f with WREG, skip if f < WREG					
ntax:	[label] C	CPFSLT f,a					
erands:	0 ≤ f ≤ 255 a ∈ [0,1]	5					
peration:	(f) – (WRE	G).					
	skip if (f) <	-					
	• • • •	comparison))				
atus Affected:	None						
coding:	0110	000a ffi	f ffff				
escription:	memory lo of WREG unsigned If the cont	Compares the contents of data memory location 'f' to the contents of WREG by performing an unsigned subtraction. If the contents of 'f' are less than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead making					
ords:	1						
cles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction							
Cycle Activity:	•	•	<u>.</u>				
Q1 Decode	Q2 Read	Q3 Process	Q4 No				
Decode	register 'f'	Data	operation				
skip:							
Q1	Q2	Q3	Q4				
No	No	No	No				
operation	operation	operation	operation				
kip and follow Q1	Q2	Q3	Q4				
No	No	No	No				
operation	operation	operation	operation				
No	No	No	No				
operation	operation	operation	operation				
ample:	NLESS	CPFSLT REG, : :	1				
Before Instru			_ \				
PC W	= Ad = ?	dress (HERI	Ξ)				
After Instruc	-						
If REG	< WR	EG;					
PC	= Ad	dress (LESS	5)				
If REG PC		EG; dress (NLES	3.5.)				
10	- Au		/				

DAW	Decimal A	Adjust WRE	G Register	DEC	CF	Decremer	nt f	
Syntax:	[<i>label</i>] D/	AW .		Syn	tax:	[label]	[<i>label</i>] DECF f,d,a	
Operands:	None			Ope	erands:	0 ≤ f ≤ 255 d ∈ [0,1]	5	
Operation:	If IWREG	If [WREG<3:0> >9] or [DC = 1]						
-	then			One	eration:	$a \in [0,1]$ (f) - 1 $\rightarrow c$	last	
	(WREG<3	$(0>) + 6 \rightarrow V$	VREG<3:0>;	•	us Affected:	$(I) = I \rightarrow C$ C,DC,N,O		
	else							
	(WREG<3	$3:0>) \rightarrow WRE$	EG<3:0>;		oding:	0000	01da ff	
		<7:4> >9] or	[C – 1] then	Des	cription:		-	If 'd' is 0, the EG. If 'd' is 1,
		-	NREG<7:4>;					ck in register
	else		MREO(7.12,			'f' (default)	. If 'a' is 0, tl	he Access
	(WREG<7	$(:4>) \rightarrow WRE$	EG<7:4>;				be selected, alue. If 'a' =	•
Status Affected:	С						e selected a	
Encoding:	0000	0000 000	00 0111			BSR value		
Description:	DAW adju	sts the eight	bit value in	Wor	ds:	1		
	-	sulting from t		Cyc	les:	1		
		f two variable		QC	ycle Activity:			
		CD format) a backed BCD	nd produces		Q1	Q2	Q3	Q4
Words:	1		result.		Decode	Read	Process Data	Write to destination
Cycles:	1					register 'f'	Dala	uestination
Q Cycle Activity:	I			Exa	<u>mple</u> :	DECF (CNT, 1, 0	
Q Oycle Activity.	Q2	Q3	Q4		Before Instru	uction		
Decode	Read	Process	Write		CNT Z	= 0x01 = 0		
	register	Data	WREG		After Instruc			
Example1:	WREG DAW				CNT	= 0x00		
Before Instru					Z	= 1		
WREG	= 0xA5							
C DC	= 0 = 0							
After Instruct	0							
WREG	= 0x05							
C DC	= 1 = 0							
Example 2:	0							
Before Instru	iction							
WREG	= 0xCE							
C DC	= 0 = 0							
After Instruct	ion							
WREG C	= 0x34 = 1							

C = 1 DC = 0

DEC	DECFSZ Decrement f, skip if 0						
Synt	ax:	[label]	DECFSZ f,	d,a			
Ope	rands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]					
Ope	ration:	.,	$(f) - 1 \rightarrow dest,$ skip if result = 0				
State	us Affected:	None					
Enco	oding:	0010	11da fi	fff ffff			
Des	cription:	remented placed in result is p (default).					
	If the result is 0, the next instruc- tion, which is already fetched, is discarded, and a NOP is executed instead making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).						
Wor	ds:	1	(,				
Cycl	es:		cles if skip rd instructio	and followed			
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	Write to			
lf sk	in:	register 'f'	Data	destination			
II SK	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
IT SK	ip and followe	-					
	Q1 No	Q2 No	Q3 No	Q4 No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exa</u>	<u>mple</u> :	HERE CONTINUE	DECFSZ GOTO	CNT, 1, 1 LOOP			
	Before Instru		ss (HERE)				
	After Instruct						
	CNT If CNT PC If CNT PC	= CNT - = 0; = Addre: ≠ 0; = Addre:					

DCF	SNZ	Decreme	nt f, skip if n	ot 0			
Syn	tax:	[<i>label</i>] D	CFSNZ f,d,a	a			
	erands:	0 ≤ f ≤ 255					
• • • •		d ∈ [0,1] a ∈ [0,1]					
One	eration:	$(f) - 1 \rightarrow 0$	lact				
Ope		skip if resi					
Stat	us Affected:	None					
Enc	oding:	0100	11da fff	f ffff			
Des	cription:		nts of registe If 'd' is 0, the				
			WREG. If 'd'				
		•	laced back in				
		,	It is not 0, the	e next			
		instruction	, which is alr	eady			
			discarded, a				
			instead making instead making in the second se	•			
		2	ank will be se	•			
		riding the BSR value. If 'a' = 1,					
		•	ank will be s				
	per the BSR value (default).						
Wor	ds:	1					
Cyc	les:	1(2)					
-		Note: 3 cy	cles if skip a	nd followed			
		by a 2-wo	rd instruction				
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	Write to			
16 - 1		register 'f'	Data	destination			
lf sk	up: Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
If sk	ip and followe		-	. .			
	Q1	Q2	Q3	Q4			
	No operation	No operation	No operation	No operation			
	No	No	No	No			
	operation	operation	operation	operation			
Г.v.a	men le .			- 1 0			
Exa	<u>mple</u> :		DCFSNZ TEM :	IP, 1, 0			
			:				
	Before Instru	iction					
	TEMP	=	?				
	After Instruct	tion					
	TEMP tf TEME	=	TEMP - 1, 0:				
	If TEME PC	=	0; Address (ZERO)			
	If TEME PC	2 ≠	0; Address (NZERO)			
	10	_					

GOTO Unconditional Branch					
Syntax:	[label]	GOTO	k		
Operands:	$0 \le k \le 10$	48575			
Operation:	$k \rightarrow PC < 2$	20:1>			
Status Affected:	None				
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>) 1110) 1111	1111 k ₁₉ kkk	k ₇ ki kkk		kkkk ₀ kkkk ₈
Description: GOTO allows an unconditional branch anywhere within entire 2M byte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruc- tion.					
Words:	2				
Cycles:	2				
Q Cycle Activity:					
Q1	Q2	Q3	3		Q4
Decode	Read literal 'k'<7:0>,	No operat		'k'•	ad literal <19:8>, te to PC
No operation	No operation	No operat		ор	No eration
Example: GOTO THERE After Instruction PC = Address (THERE)					

[label]	INCF f	сh			
		,u,a			
0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5				
(f) + 1 \rightarrow	dest				
C,DC,N,C	DV,Z				
Encoding: 0010 10da ffff f:					
placed in result is p (default). Bank will the BSR v bank will l	incremented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the				
1	,	,			
1					
Q2	Q	3	Q4		
Read register 'f'			Write to estination		
INCF	CNT,	1, 0			
iction					
	$a \in [0,1]$ $(f) + 1 \rightarrow C, DC, N, Q$ 0010 The content increment placed in result is p (default). Bank will the BSR value 1 1 1 Q2 Read register 'f' INCF	a ∈ [0,1] (f) + 1 → dest C,DC,N,OV,Z 0010 10da The contents of re incremented. If 'd' placed in WREG. result is placed ba (default). If 'a' is 0 Bank will be select the BSR value. If bank will be select BSR value (default) 1 1 Q2 Q3 Read Proce register 'f' Data	$a \in [0,1]$ (f) + 1 \rightarrow dest C,DC,N,OV,Z 0010 10da ffff The contents of register 'f incremented. If 'd' is 0, the placed in WREG. If 'd' is 1 result is placed back in re (default). If 'a' is 0, the Ad Bank will be selected, over the BSR value. If 'a' = 1, bank will be selected as p BSR value (default). 1 1 1 1 1 1 I I I I I I I I I I I I I		

er Instru	ction	
CNT	=	0x00
Z	=	1
С	=	1
DC	=	1

INC	INCFSZ Increment f, skip if 0						
Synt	ax:	[label]	INCFSZ	f,d,a			
Ope	rands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5				
Ope	ration:	(f) + 1 \rightarrow skip if res					
State	us Affected:	None					
Enco	oding:	0011	11da	ffff	ffff		
Des	cription:	incremen	The contents of register 'f' are incremented. If 'd' is 0, the result is				
		•	placed in WREG. If 'd' is 1, the result is placed back in register 'f'. (default)				
If the result is 0, the next instruc- tion, which is already fetched, is discarded, and a NOP is executed instead making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).							
Wor	ds:	1	1				
Cycl	es:	1(2) Note: 3 cy by a 2-wo			followed		
QC	ycle Activity:	00	00		0.4		
	Q1 Decode	Q2 Read	Q3 Proce		Q4 Write to		
	Decode	register 'f'	Data		estination		
lf sk	ip:		-				
	Q1	Q2	Q3		Q4		
	No operation	No operation	No operati	ion	No peration		
lf sk	ip and followe				peration		
	Q1	Q2	Q3		Q4		
	No	No	No		No		
	operation	operation	operati	ion o	peration		
	No operation	No operation	No operati	ion o	No peration		
<u>Exa</u>	<u>mple</u> :	HERE NZERO ZERO	INCFSZ : :	CNT,	1, 0		
	Before Instru	iction					
	PC		ss (HER	E)			
	After Instruct CNT If CNT PC If CNT PC	<pre>= CNT + = 0; = Addre ≠ 0;</pre>	1 ss(ZERO ss(NZER(

INFSNZ	Incremen	t f, skip if no	ot 0			
Syntax:	[<i>label</i>] IN	NFSNZ f,d,a	ì			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5				
Operation:	(f) + 1 \rightarrow of skip if rest					
Status Affected:	None					
Encoding:	0100	10da ff:	ff ffff			
Description:	increment placed in ^v	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default).				
If the result is not 0, the next instruction, which is already fetched, is discarded, and a NOP executed instead making it a two cycle instruction. If 'a' is 0, the Access Bank will be selected, ov riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).						
Words:	1					
Cycles:		rcles if skip a rd instruction				
Q Cycle Activity:	00	00	0.4			
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
If skip:		•				
Q1	Q2	Q3	Q4			
No	No	No	No			
operation If skip and follow	operation	operation	operation			
Q1	Q2	Q3	Q4			
No	No	No	No			
operation	operation	operation	operation			
No operation	No operation	No operation	No operation			
Example:	HERE ZERO NZERO	INFSNZ REG	G, 1, 0			
Before Instru	uction = Addres	C (UFDF)				
After Instruc REG						
If REG PC If REG	<pre>≠ 0; = Addres = 0;</pre>					
PC	= Addres	ss (ZERO)				

IOR	LW	Inclusive	OR litera	l with \	WREG		
Syn	tax:	[label]	IORLW k	K			
Ope	rands:	$0 \le k \le 25$	$0 \le k \le 255$				
Ope	ration:	(WREG)	OR. $k \rightarrow V$	WREG			
Status Affected:		N,Z					
Encoding:		0000	1001	kkkk	kkkk		
Des	cription:	with the e	ents of WR ight bit lite laced in W	ral 'k'.			
Words:		1	1				
Сус	les:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'	Process Data		/rite to /REG		
<u>Exa</u>	mple:	IORLW	0x35				
	Before Instru	ction					
	WREG	= 0x9A					
	After Instruct	ion					
	WREG	= 0xBF					

IORWF	Inclusive	•			
Syntax:	[label]	IORWF	f,d,a	ì	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5			
Operation:	(WREG) .	OR. (f) -	\rightarrow des	t	
Status Affected:	N,Z				
Encoding:	0001	00da	fff	f ffff	
	'f'. If 'd' is 0, the result is placed is WREG. If 'd' is 1, the result is placed back in register 'f' (defaul If 'a' is 0, the Access Bank will b selected, overriding the BSR value If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Proce Data		Write to destination	
Example:	IORWF R	ESULT,	0, 1		

Delote motio	CliOI	1
RESULT	=	0x13
WREG	=	0x91
After Instruct	ion	
RESULT	=	0x13
WREG	=	0x93

LFS	R	Load FSF	R				
Synt	ax:	[label]	LFSR 1	f,k			
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 40 \end{array}$	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 4095 \end{array}$				
Ope	ration:	$k \to FSRf$					
State	us Affected:	None					
Enco	oding:	1110 1111	1110 0000	00f k ₇ k		k ₁₁ kkk kkkk	
Description: The 12-bit literal 'k' is loaded into the file select register pointed to by 'f'							
Wor	ds:	2					
Cycles: 2							
QC	cle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	Read literal 'k' MSB	Proce Data		Write literal 'k' MSB to FSRfH		
	Decode	Read literal 'k' LSB	Proce Data			e literal FSRfL	
Example: LFSR 2, 0x3AB							
	After Instruct	tion					
	$\begin{array}{rcl} FSR2H &=& 0x03\\ FSR2L &=& 0xAB \end{array}$						

MOVF	Move f			
Syntax:	[label]	MOVF	f,d,a	
Operands:	$0 \le f \le 255$	5		
	d ∈ [0,1]			
	a ∈ [0,1]			
Operation:	$f \rightarrow dest$			
Status Affected:	N,Z			
Encoding:	0101	00da	ffff	ffff
	the status is placed i result is pl (default). L where in th 0, the Acc selected, c If 'a' = 1, th selected a (default).	n WRE aced ba ocation ne 256 k ess Bar overridin hen the	G. If 'd' is ack in reg o 'f' can b byte bank nk will be ng the BS bank wil	1, the jister 'f' e any- c. If 'a' is R value I be
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	5	Q4
Decode	Read register 'f'	Proce Data		Write VREG
Example:	MOVF RI	EG, 0,	0	
Before Instruction				
REG		22		
WREG	= 0x	FF		
-		FF		

= 0x22

WREG

MOVFF	Move f to	f			
Syntax:	[<i>label</i>] MOVFF f _s ,f _d				
Operands:	$\begin{array}{l} 0 \leq f_s \leq 4095 \\ 0 \leq f_d \leq 4095 \end{array}$				
Operation:	$(f_s) \to f_d$				
Status Affected:	None				
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff _s ffff _d	
Description:	The contents of source register ' f_s ' are moved to destination register ' f_s ' can be anywhere in the 4096 byte data space (000h to FFFh), and location of destination ' f_d ' can also be anywhere from 000h to FFFh. Either source or destination can be WREG (a useful special situation).				

MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port).

The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register

Words:	2
Cycles:	2 (3)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example:

MOVFF REG1, REG2

REG1	=	0x33
REG2	=	0x11
After Instruction		
REG1	=	0x33,
REG2	=	0x33

MOVLB	Move lite	Move literal to low nibble in BSR				
Syntax:	[label]	[<i>label</i>] MOVLB k				
Operands:	$0 \le k \le 25$	$0 \le k \le 255$				
Operation:	$k \to BSR$	$k \rightarrow BSR$				
Status Affected: None						
Encoding:	0000	0001	kkkk	kkkk		
Description: The 8-bit literal 'k' is loaded into the Bank Select Register (BSR).						
Words: 1						
Cycles:	1					
Q Cycle Activity	/:					
Q1	Q2	Q3		Q4		
Decode	Read literal 'k'	Proce: Data	liter	Vrite ral 'k' to BSR		

Example: MOVLB 5

Before Instruction BSR register= 0x02 After Instruction

BSR register= 0x05

MOVLW	Move lite	Move literal to WREG			
Syntax:	[label]	MOVLW	k		
Operands:	$0 \le k \le 25$	55			
Operation:	$k \rightarrow WRE$	G			
Status Affected:	None				
Encoding:	0000	1110	kkk	k	kkkk
Description:	The eight WREG.	bit literal	l 'k' is	loa	ded into
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3			Q4
Decode	Read literal 'k'	Proces Data			/rite to VREG
Example:	MOVLW	0x5A			
After Instruct	ion				

WREG = 0x5A

MOVWF	Move WR	EG to f				
Syntax:	[label]	MOVWF	f,a			
Operands:	0 ≤ f ≤ 258 a ∈ [0,1]	5				
Operation:	(WREG) -	\rightarrow f				
Status Affected:	None					
Encoding:	0110	111a	ffff	ffff		
Wordo	the 256 by Access Ba riding the then the b	'f'. Location 'f' can be anywhere in the 256 byte bank. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Words:	•					
Cycles: Q Cycle Activity:	1					
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Proces Data		Write gister 'f'		
Example: MOVWF REG, 0 Before Instruction						
WREG	= 0x4F					

WREG	=	0x4F
REG	=	0xFF
After Instruc		
WREG	=	0x4F
REG	=	0x4F

© 7/99 Microchip Technology Inc.

	Multiply L				
Syntax:	[label]	MULLW k			
Operands:	$0 \le k \le 25$	5			
Operation:	(WREG) >	$k \rightarrow PROD$	H:PRODL		
Status Affected:	None				
Encoding:	0000	1101 kk	kk kkkk		
Description:	ried out be WREG an The 16-bit PRODH:P PRODH c	An unsigned multiplication is car- ried out between the contents of WREG and the 8-bit literal 'k'. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte.			
	WREG is unchanged. None of the status flags are affected. Note that neither overflow nor carry is possible in this opera- tion. A zero result is possible but not detected				
	not detect	ed.			
Words:	not detect 1	ed.			
		ed.			
Cycles:	1	ed.			
Cycles:	1	ed. Q3	Q4		
Words: Cycles: Q Cycle Activity: Q1 Decode	1 1				
Cycles: Q Cycle Activity: Q1 Decode	1 1 Q2 Read literal 'k'	Q3 Process Data	Q4 Write registers PRODH:		
Cycles: Q Cycle Activity: Q1	1 1 Q2 Read literal 'k'	Q3 Process	Q4 Write registers PRODH:		
Cycles: Q Cycle Activity: Q1 Decode Example:	1 1 Q2 Read literal 'k' MULLW ction	Q3 Process Data	Q4 Write registers PRODH:		
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instru	1 1 Q2 Read literal 'k' MULLW ction	Q3 Process Data 0xC4	Q4 Write registers PRODH:		
Cycles: Q Cycle Activity: Q1 Decode <u>Example</u> : Before Instru WREG PRODH	1 1 Q2 Read literal 'k' MULLW ction = 0x = ? = ?	Q3 Process Data 0xC4	Q4 Write registers PRODH:		

	Multiply V	WREG with f	: 			
Syntax:	[label]	MULWF f,	a			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation:	(WREG) x	x (f) \rightarrow PROD	H:PRODL			
Status Affected:	None					
Encoding:	0000	001a fff	f ffff			
Description:	An unsigned multiplication is car- ried out between the contents of WREG and the register file loca- tion 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte.					
	Both WRE	EG and 'f' are				
	unchange					
		ne status flag	s are			
	affected.	neither overf	low nor			
	carry is possible in this opera- tion. A zero result is possible but not detected. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected					
	not detect Access Ba overriding 1, then the	ed. If 'a' is 0 ank will be se the BSR valu	, the elected, ue. If 'a' = e selected			
Words:	not detect Access Ba overriding 1, then the	ed. If 'a' is 0 ank will be se the BSR value bank will be	, the elected, ue. If 'a' = e selected			
	not detect Access Ba overriding 1, then the as per the	ed. If 'a' is 0 ank will be se the BSR value bank will be	, the elected, ue. If 'a' = e selected			
Cycles:	not detect Access Ba overriding 1, then the as per the 1	ed. If 'a' is 0 ank will be se the BSR value bank will be	, the elected, ue. If 'a' = e selected			
Cycles: Q Cycle Activity: Q1	not detect Access Ba overriding 1, then the as per the 1 1 Q2	ed. If 'a' is 0 ank will be se the BSR value bank will be BSR value (Q3	, the elected, ue. If 'a' = e selected default). Q4			
Cycles: Q Cycle Activity:	not detect Access Ba overriding 1, then the as per the 1	ed. If 'a' is 0 ank will be se the BSR value bank will be BSR value (, the elected, ue. If 'a' = e selected default).			
Cycles: Q Cycle Activity: Q1 Decode	not detect Access Ba overriding 1, then the as per the 1 1 Q2 Read	ed. If 'a' is 0 ank will be se the BSR value bank will be BSR value (Q3 Process Data	, the elected, ue. If 'a' = e selected default). Q4 Write registers PRODH:			
Cycles: Q Cycle Activity: Q1 Decode	not detect Access Ba overriding 1, then the as per the 1 1 2 Read register 'f'	ed. If 'a' is 0 ank will be se the BSR value bank will be BSR value (Q3 Process Data	, the elected, ue. If 'a' = e selected default). Q4 Write registers PRODH:			
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instru	not detect Access Ba overriding 1, then the as per the 1 1 2 Read register 'f' MULWF	ed. If 'a' is 0 ank will be se the BSR value bank will be BSR value (Q3 Process Data	, the elected, ue. If 'a' = e selected default). Q4 Write registers PRODH:			
Cycles: Q Cycle Activity: Q1 Decode Example:	not detect Access Ba overriding 1, then the as per the 1 1 Q2 Read register 'f' MULWF	ed. If 'a' is 0 ank will be se the BSR value bank will be BSR value (Q3 Process Data	, the elected, ue. If 'a' = e selected default). Q4 Write registers PRODH:			
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instru WREG REG PRODH	not detect Access Ba overriding 1, then the as per the 1 1 1 Q2 Read register 'f' MULWF MULWF MULWF MULWF MULWF Read register 'f'	ed. If 'a' is 0 ank will be se the BSR value bank will be BSR value (Q3 Process Data REG, 1	, the elected, ue. If 'a' = e selected default). Q4 Write registers PRODH:			

NEGF		Negate f					
Syntax	x:	[<i>label</i>] N	IEGF	f,a			
Opera	inds:	0 ≤ f ≤ 25 a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in \ [0,1] \end{array}$				
Opera	tion:	(f) + 1 →	• f				
Status	Affected:	N,OV, C, I	DC, Z				
Encod	ling:	0110	110a	ffff	ffff		
Descri	iption:	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value.					
Words	:	1					
Cycles	S:	1					
Q Cyc	le Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Read register 'f'	Proce Data		Write egister 'f'		
Example: NEGF REG, 1							
В	Before Instruction						
	REG		1010 [0	x3A]			
A	fter Instruct						
	REG	= 1100 (JIIO [O	xC6]			

	No Operation						
ax:	[label]	NOP					
ands:	None						
ation:	No opera	No operation					
s Affected:	None						
ding:	0000	0000	000	0	0000		
	1111	xxxx	XXX	x	xxxx		
ription:	No opera	tion.					
ls:	1						
es:	1						
cle Activity:							
Q1	Q2	Q3			Q4		
Decode	No	No			No		
	operation	operation opera			eration		
	ands: ation: s Affected: ding: ription: s: s: cle Activity: Q1	ands: None ation: No opera s Affected: None ding: 0000 1111 ription: No opera s: 1 es: 1 cle Activity: Q1 Decode No	ands: None ation: No operation s Affected: None ding: 0000 0000 1111 xxxx ription: No operation. s: 1 es: 1 cle Activity: Q1 Q2 Q3 Decode No	ands: None ation: No operation s Affected: None ding: 0000 0000 000 1111 xxxx xxx xxx ription: No operation. s: 1 es: 1 cle Activity: Q2 Q3 Decode No	ands: None ation: No operation s Affected: None ding: 0000 0000 0000 1111 xxxx xxxx ription: No operation. s: 1 es: 1 cle Activity: Q1 Q2 Q3 Decode No		

Example:

None.

POP	Рор Тор	of Return Sta	ack	PUS	SH	Push Top	of Return S	Stack
Syntax:	[label]	POP		Syn	tax:	[label]	PUSH	
Operands:	None			Ope	erands:	None		
Operation:	$(TOS) \rightarrow I$	bit bucket		Ope	eration:	(PC+2) \rightarrow	TOS	
Status Affected:	None			Stat	us Affected:	None		
Encoding:	0000	0000 000	00 0110	Enc	oding:	0000	0000 000	00 0101
Description:	return star TOS value ous value return star This instru enable the	that was pus ck. uction is provi user to prop stack to inco	carded. The les the previ- hed onto the ided to erly manage	Wor		the return value is pu This instru a software and then p stack. 1	stack. The p ushed down iction allows	nto the top of revious TOS on the stack. to implement odifying TOS, he return
Words:	1			Сус		1		
Cycles:	1			QC	ycle Activity:		00	0.4
Q Cycle Activity:					Q1 Decode	Q2 PUSH PC+2	Q3 No	Q4 No
Q1	Q2	Q3	Q4		Decoue	onto return	operation	operation
Decode	No operation	POP TOS value	No operation			stack		
				<u>Exa</u>	<u>mple</u> :	PUSH		
Example: Before Instr	POP GOTO uction	NEW			Before Instr TOS PC	uction	= 00345 = 00012	
TOS Stack	(1 level dc	= 0031A own)= 01433			After Instruc	ction	= 00012	26h
After Instruct TOS PC	tion	= 01433 = NEW	2h		TOS	(1 level do	= 00012	26h

RCA	LL	Relative	Call				
Synt	ax:	[label] F	[<i>label</i>] RCALL n				
Ope	rands:	-1024 ≤ n	≤ 1023				
Ope	ration:	(PC) + 2 - (PC) + 2 -		PC			
State	us Affected:	None					
Enco	oding:	1101	lnnn	nnr	nn nnnr	1	
Des	cription:	Subroutine call with a jump up to 1K from the current location. First, return address (PC+2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is a two-cycle instruction.					
Wor	ds:	1					
Cycl	es:	2	2				
QC	vcle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Read literal 'n'	Proce Data		Write to PO	С	

RES	ET	Reset					
Synt	ax:	[label]	RESET				
Ope	rands:	None					
Ope	ration:	Reset all registers and flags that are affected by a MCLR reset.					
State	Status Affected: All						
Enco	oding:	0000	0000	0000 1111 1111			
Desc	cription:	This instr execute a					
Wor	ds:	1					
Cycl	es:	1					
QC	vcle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Start	No		No		
		reset	operat	ion o	peration		

Example: RESET

After Instruction

Registers= Reset Value Flags* = Reset Value

No operation operation operation operation

No

No

Push PC to stack

Example: HERE ${\tt RCALL} \ Jump$

Before Instruction

No

PC = Address(HERE) After Instruction

PC = Address(Jump) TOS = Address (HERE+2)

RETFIE	Return fro	om Interrupt	t			
Syntax:	[label]	RETFIE s				
Operands:	$s \in [0,1]$	s ∈ [0,1]				
Operation:	$\begin{array}{l} (\text{TOS}) \rightarrow \text{PC}, \\ 1 \rightarrow \text{GIE/GIEH or PEIE/GIEL}, \\ \text{if s = 1} \\ (\text{WS}) \rightarrow \text{WREG}, \\ (\text{STATUSS}) \rightarrow \text{STATUS}, \\ (\text{BSRS}) \rightarrow \text{BSR}, \\ \text{PCLATU, PCLATH are unchanged}. \end{array}$					
Status Affected:	GIE/GIEH	,PEIE/GIEL.				
Encoding:	0000	0000 000	01 000s			
Description:	Return from Interrupt. Stack is popped and Top of Stack (TOS) is loaded into the PC. Interrupts are enabled by setting the either the high or low priority global inter- rupt enable bit. If 's' = 1, the con- tents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers, WREG, STATUS and BSR. If 's' = 0, no update of these registers occurs (default).					
Words:	1					
Cycles:	2					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	No operation	No operation	pop PC from stack Set GIEH or GIEL			
No	No	No	No			
operation	operation	operation	operation			
Example: RETFIE 1 After Interrupt PC = TOS W = WS BSR = BSRS STATUS = STATUSS GIE/GIEH, PEIE/GIEL= 1						

RET	LW	Return Li	Return Literal to WREG				
Synt	ax:	[label]	RETLW	k			
Ope	rands:	$0 \le k \le 25$	$0 \le k \le 255$				
Ope	ration:	(TOS) \rightarrow	$k \rightarrow WREG$, (TOS) \rightarrow PC, PCLATU, PCLATH are unchanged				
State	us Affected:	None					
Enco	oding:	0000	1100	kkk	k	kkkk	
	cription:	WREG is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.					
Wor	ds:	1					
Cycl	es:	2					
QC	vcle Activity:						
	Q1	Q2	Q3	5		Q4	
	Decode	Read literal 'k'	Proce Data		stac	PC from k, Write WREG	
	No operation	No operation	No operat	ion	ор	No eration	

Example:

```
CALL TABLE ; WREG contains table
; offset value
; WREG now has
; table value
:
TABLE
ADDWF PCL ; WREG = offset
RETLW k0 ; Begin table
RETLW k1 ;
:
RETLW kn ; End of table
```

Before Instruction

WREG = 0×07

After Instruction

WREG = value of kn

Rotate Left f through Carry

RET	URN	Return fro	om Subrouti	ine
Synt	ax:	[label]	RETURN s	
Ope	rands:	s ∈ [0,1]		
Ope	ration:	(BSRS) –	/REG, S) → STATUS	
State	us Affected:	None		
Enco	oding:	0000	0000 000	01 001s
Des	cription:	stack is po stack (TO program of contents of WS, STAT loaded int registers, BSR. If 's	om subroutir opped and th S) is loaded counter. If 's of the shado "USS and B to their corre WREG, ST4 s' = 0, no up isters occurs	the top of the into the is' = 1, the w registers SRS are esponding ATUS and date of
Wor	ds:	1		
Cycl	es:	2		
QC	cle Activity:			
	Q1	Q2	Q3	Q4
	Decode	No operation	Process Data	pop PC from stack
	No operation	No operation	No operation	No operation

Example:	RETURN

After Interrupt

PC = TOS

RLCF	Rotate L	entituro	bugn Car	ry
Syntax:	[label]	RLCF	f,d,a	
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	$(f < n >) \rightarrow$ $(f < 7 >) \rightarrow$ $(C) \rightarrow de$	С,	·1>,	
Status Affected:	C,N,Z			
Encoding:	0011	01da	ffff	ffff
	the Carry placed in result is s (default). Bank will the BSR bank will BSR valu	WREG. stored ba If 'a' is (be select value. If be select ie (defau	If 'd' is 1 ack in reg 0, the Acc cted, over 'a' = 1, the ted as pe	the ister 'f' cess rriding nen the
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4

QI	QZ	43	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

RLCF

Example:

RLCF

REG, 0, 0

Before Instru	ictior	n	
REG C	= =	1110 0	0110
After Instruct	tion		
REG	=	1110	0110
WREG	=	1100	1100
С	=	1	

© 7/99 Microchip Technology Inc.

RLNCF	Rotate Lo	eft f (no car	ry)	
Syntax:	[label]	RLNCF f,o	d,a	
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	$(f < n >) \rightarrow$ $(f < 7 >) \rightarrow$	dest <n+1>, dest<0></n+1>		
Status Affected:	N,Z			
Encoding:	0100	01da f	fff	ffff
Description:		ents of regis		
	ister 'f' (de Access B riding the then the I	esult is store efault). If 'a ank will be BSR value. bank will be SR value (d	is 0, th selecte If 'a' i selecte	ne d, over- s 1,
		register	f	◀
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	C	24
Decode	Read register 'f'	Process Data	Writ destir	
Example:	RLNCF	REG, 1,	0	
Before Instru	iction			
REG	= 1010 1	011		
After Instruct	ion = 0101 0	111		

RRCF	Rotate Ri	ght f thr	ough C	arry
Syntax:	[label]	RRCF f	,d,a	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	$(f < n >) \rightarrow 0$ $(f < 0 >) \rightarrow 0$ $(C) \rightarrow des$	С,	>,	
Status Affected:	C,N,Z			
Encoding:	0011	00da	ffff	ffff
	the Carry is placed i result is pl (default). Bank will t	n WREG aced bac If 'a' is 0,	i. If 'd' is ck in reg , the Ac	s 1, the gister 'f' cess
	the BSR v bank will b BSR value	alue. If ' be selecte (default	a' is 1, 1 ed as pe	then the
Words:	the BSR v bank will b BSR value	alue. If ' be selecte (default	a' is 1, t ed as pe).	then the
Words: Cycles:	the BSR v bank will b BSR value	alue. If ' be selecte (default	a' is 1, t ed as pe).	then the
Cycles:	the BSR v bank will b BSR value	alue. If ' be selecte (default	a' is 1, t ed as pe).	then the
	the BSR v bank will b BSR value	alue. If ' be selecte (default	a' is 1, t ed as pe).	then the
Cycles: Q Cycle Activity:	the BSR v bank will b BSR value C 1 1	alue. If ' be selecte e (default ► regis	a' is 1, 1 ed as po). ster f	then the er the Q4 Vrite to
Cycles: Q Cycle Activity: Q1	the BSR v bank will b BSR value C 1 1 1 2 Read	alue. If ' be selecte e (default regis Q3 Proces	a' is 1, 1 ed as po). ster f	then the er the Q4 Vrite to
Cycles: Q Cycle Activity: Q1 Decode	the BSR v bank will b BSR value C 1 1 1 2 Read register 'f'	alue. If ' be selecta e (default ► regis Q3 Proces Data	a' is 1, 1 ed as po). ster f	then the er the Q4 Vrite to
Cycles: Q Cycle Activity: Q1 Decode Example:	the BSR v bank will b BSR value C 1 1 1 2 Read register 'f'	alue. If ' be selecte e (default ► regis Proces Data REG,	a' is 1, 1 ed as po). ster f	then the er the
Cycles: Q Cycle Activity: Q1 Decode <u>Example</u> : Before Instru REG	the BSR v bank will b BSR value C 1 1 1 2 Read register 'f' RRCF ction = 1110 C = 0	alue. If ' be selecte e (default ► regis Proces Data REG,	a' is 1, 1 ed as po). ster f	then the er the Q4 Vrite to

WREG = 0111 0011

= 0

С

RRNCF	Rotate Ri	ight f (no ca	rry)	SETF	Set f		
Syntax:	[label]	RRNCF f,d	,а	Syntax:	[<i>label</i>] SE	TF f,a	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]	5		Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5	
	a ∈ [0,1]			Operation:	$FFh\tof$		
Operation:	$(f < n >) \rightarrow (f < 0) \rightarrow (f < 0 >) \rightarrow (f < 0) \rightarrow (f < 0) \rightarrow (f < 0) \rightarrow (f < 0)$	dest <n-1>, dest<7></n-1>		Status Affected:	None		
Status Affected:	N,Z			Encoding:	0110	100a ff:	
Encoding:	0100	00da ff	ff ffff	Description:		nts of the sp to FFh. If 'a	
Description:	rotated on the result	ents of registents to the rising placed in version of the rising second	ght. If 'd' is 0, WREG. If 'd'		Access Ba riding the then the b	ank will be se BSR value. ank will be s SR value (de	elected, over If 'a' is 1, elected as
	register 'f'	(default). If	'a' is 0, the	Words:	1		
		ank will be se BSR value.	elected, over-	Cycles:	1		
	•	bank will be s		Q Cycle Activity:			
	per the BS	SR value (de	fault).	Q1	Q2	Q3	Q4
		 registe 	r f	Decode	Read register 'f'	Process Data	Write register 'f'
Words:	1						
Cycles:	1			Example:	SETF	REG,1	
Q Cycle Activity:				Before Instruction		5A	
Q1	Q2	Q3	Q4	After Instruc			
Decode	Read register 'f'	Process Data	Write to destination	REG	= 0x	FF	
Example 1:	RRNCF	REG, 1, 0					
Before Instru	iction						
REG	= 1101 (0111					
After Instruct	tion = 1110 1	1011					
Example 2:	RRNCF	REG, 0, 0					
Before Instru	iction						
WREG REG	= ? = 1101 (0111					
After Instruct	tion						
WREG	= 1110 1	1011					
REG	= 1101 (0111					

SLEEP	Enter SL	EEP mode		รเ	JBFWB		f from WRI	EG with
Syntax:	[label] g	SLEEP		Sv	ntax:	borrow		
Operands:	None			,			SUBFWB f,	d,a
Operation:	$\begin{array}{l} 00h \rightarrow W\\ 0 \rightarrow WD\\ 1 \rightarrow \overline{TO}, \end{array}$	′DT, Γ postscaler,		Op	perands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5	
	$0 \rightarrow \overline{PD}$			Op	peration:	(WREG)	$-(f) - (\overline{C}) - \overline{C}$	→ dest
Status Affected:	TO, PD			Sta	atus Affected:	N,OV, C,	DC, Z	
Encoding:	0000	0000 000	00 0011	En	coding:	0101	01da ff	ff ffff
Description:	The powe	er-down statu	ıs bit (PD) is	De	escription:	Subtract	register 'f' ar	nd carry flag
	(TO) is se	The time-out et. Watchdog	Timer and			, ,		(2's comple- 0, the result
	•	aler are clea					in WREG. If	
	•	essor is put i h the oscillat					tored in reg If 'a' is 0, t	
Words:	1						be selected	•
Cycles:	1						be selected	s 1, then the
Q Cycle Activity:							e (default).	
Q1	Q2	Q3	Q4	We	ords:	1		
Decode	No operation	Process Data	Go to sleep	Су	cles:	1		
				Q	Cycle Activity:			
Example:	SLEEP				Q1	Q2	Q3	Q4
Before Instru TO =	iction ?				Decode	Read register 'f'	Process Data	Write to destination
PD =	?							
After Instruct	tion							

 $\frac{\overline{TO}}{\overline{PD}} = \frac{1}{0} + \frac{1}{1}$ $\frac{1}{1} \text{ If WDT causes wake-up, this bit is cleared}$

SUBFWB

Example 1:	SUBFWB	REG, 1,	0
Before Instruc	tion		
REG	= 3		
WREG	= 2		
C ::	= 1		
After Instruction	on		
REG	= FF		
WREG :	= 2		
	= 0		
=	= 0	_	
N	= 1	; result	is negative
Example 2:	SUBFWB	REG, 0,	0
Before Instruc	tion		
REG :	= 2		
WREG :	= 5		
C ::	= 1		
After Instruction	on		
REG :	= 2		
WREG :	= 3		
C .	- 1		
Z :	= 0	_	
N :	= 0	; result	is positive
Example 3:	SUBFWB	REG, 1,	0
Before Instruc	tion		
REG	= 1		
WREG	= 2		
С :	= 0		
After Instruction	on		
REG	= 0		
WREG	= 2		
С :	= 1		
=	= 1	; result	is zero
N ÷	= 0		

SUBLW	S	ubtra	ct WREG	from	ı lite	eral
Syntax:	[label]	SUBLW	k		
Operands:	0	$\leq k \leq 2$	255			
Operation:	k	– (WF	$REG) \rightarrow V$	VREG	6	
Status Affected:		-	, DC, Z			
Encoding:	Γ	0000	1000	kkk	k	kkkk
Description:	ei	ight bi	is subtrac t literal 'k'. in WREG	. The		
Words:	1					
Cycles:	1					
Q Cycle Activity	:					
Q1		Q2	Q3	6		Q4
Decode		ead ral 'k'	Proce Data			/rite to VREG
Example 1:		UBLW	0x02	•		
Before Instr			UAUZ			
WREG	=	1				
C	=	?				
After Instru	ction					
WREG C	=	1 1		.1+ 4	<i>a</i>	ositive
Z	=	0	/ IESU	IIC I	ь р	OSICIVE
Ν	=	0				
Example 2:	SI	UBLW	0x02			
Before Instr	uction	i				
WREG	=	2				
c After Instru	= ation	?				
WREG	=	0				
C	=	1	; res	ult :	is :	zero
Z N	=	1 0				
Example 3:		UBLW	0x02			
Before Instr	uction	ì				
WREG	=	3				
C	=	?				
After Instru	ction					
WREG C Z N	= = =	FF 0 0 1	; (2's ; resu	_		ent) egative

Syntax:[label] SUBWF f,d,aOperands: $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ Operation:(f) - (WREG) \rightarrow destStatus Affected:N,OV, C, DC, ZEncoding: 0101 $11da$ Description:Subtract WREG from register 'f' (2's complement method). If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in
$\begin{array}{llllllllllllllllllllllllllllllllllll$
Status Affected:N,OV, C, DC, ZEncoding:010111daffffDescription:Subtract WREG from register 'f' (2's complement method). If 'd' is 0, the result is stored in WREG. If
Encoding:010111daffffffffDescription:Subtract WREG from register 'f' (2's complement method). If 'd' is 0, the result is stored in WREG. If
Description: Subtract WREG from register 'f' (2's complement method). If 'd' is 0, the result is stored in WREG. If
(2's complement method). If 'd' is 0, the result is stored in WREG. If
register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).
Words: 1
Cycles: 1
Q Cycle Activity:
Q1 Q2 Q3 Q4

QI	QZ	QJ	94
Decode	Read	Process	Write to
	register 'f'	Data	destination

SUBWF		Subtra	ct WREG from f (cont'd)
Example 1:		SUBWF	REG, 1, 0
Before Instru	uctic	n	
REG	=	3	
WREG	=	2	
C	=	?	
After Instruc	tion		
REG	=	1	
WREG	=	2	
C	=		; result is positive
Z N	=		
		SUBWF	REG, 0, 0
•			
Before Instru			
REG			
WREG			
C	=		
After Instruc			
REG	=	2	
WREG			
C Z	=	_	; result is zero
N	=	0	
Example 3:		SUBWF	REG, 1, 0
Before Instru	uctic	'n	
REG	=	1	
WREG		_	
C		2	
After Instruc			
REG			;(2's complement)
WREG			(2 b comprement)
WREG C	=	∠ 0	; result is negative
2	_	0	. repare ip negative

 $\begin{array}{c} z \\ z \\ N \end{array} = \begin{array}{c} 0 \\ z \\ z \end{array}$

SUE	WFB	Subtract Borrow	Subtract WREG from f with Borrow				
Synt	ax:	[label]	SUBWF	B f,d,a			
Ope	rands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	55				
Ope	ration:	(f) – (WR	EG) – ($\overline{C}) \rightarrow de$	st		
Stat	us Affected:	N,OV, C,	DC, Z				
Enco	oding:	0101	10da	ffff	ffff		
	cription:	Subtract WREG and the carry flag (borrow) from register 'f' (2's com- plement method). If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in reg- ister 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).					
Wor	ds:	1					
Cycl	es:	1					
QC	Q Cycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read register 'f'	Proce Data		Write to estination		

SUBWFB		ct WREG from f with (cont'd)
Example 1:	SUBWFB	REG, 1, 0
Before Instruct	tion	
REG =	= 0x19	(0001 1001)
MILE O	= 0x0D	(0000 1101)
0	= 1	
After Instruction	on	
REG =	= 0x0C	(0000 1011)
	= 0x0D	(0000 1101)
Ũ	= 1	
-	= 0 = 0	; result is positive
Example2: SUBWFE	BREG, 0,	0
Before Instruc	tion	
REG =	= 0x1B	(0001 1011)
WREG =	= 0x1A	(0001 1010)
0	= 0	
After Instruction	on	
REG =	= 0x1B	(0001 1011)
WREG =	= 0x00	
Ũ	= 1	
-	= 1 = 0	; result is zero
Example3: SUBWFE	BREG, 1,	0
Before Instruc	tion	
REG =	= 0x03	(0000 0011)
WREG =	= 0x0E	(0000 1101)
C =	= 1	
After Instruction	on	
REG = comp]	= 0xF5	(1111 0100) [2's
	= 0x0E = 0	(0000 1101)
Z =	= 0 = 0 = 1	; result is negative

SWAPF	Swap f					
Syntax:	[label]	SWAPF f,d,a	l			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	()	→ dest<7:4>,→ dest<3:0>				
Status Affected:	None					
Encoding:	0011	10da ff:	ff ffff			
Description:			ibbles of reg- If 'd' is 0, the			
	result is pl	aced in WRE	EG. If 'd' is 1,			
	the result is placed in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example:	SWAPF F	REG, 1, 0				
Before Instruction						
REG	= 0x53					

After Instruction

REG = 0x35

TBL	RD	Table Read	d				
Synt	ax:	[label]	TBLRD (*;	*+; *-; +*)			
Ope	rands:	None					
-	ration:	(Prog Mem TBLPTR - if TBLRD * (Prog Mem (TBLPTR) if TBLRD * (Prog Mem (TBLPTR) if TBLRD + (TBLPTR)	if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT; TBLPTR - No Change; if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) +1 \rightarrow TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) -1 \rightarrow TBLPTR; if TBLRD +*, (TBLPTR) +1 \rightarrow TBLPTR; (Prog Mem (TBLPTR)) \rightarrow TABLAT;				
State	us Affected	: None					
Enco	oding:	0000	0000	0000 10nn nn=0 * =1 *+ =2 *- =3 +*			
		contents of Program Memory (P.M.). To address the program memory a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2 Mbyte address range. TBLPTR[0] = 0:Least Significant					
			[0] 0.1	east Significant Byte of Program Memory Word			
		TBLPT	「R[0] = 1∶M	lost Significant Byte of Program Memory Word			
		The TBLRI value of TE		n can modify the ollows:			
		 no change post-increment post-decrement pre-increment 					
Wor	ds:	1					
Cycl	es:	2					
-	ycle Activity	/:					
-	Q1	Q2	Q3	Q4			
	Decode	No	No	No			
	No	operation No	operation No	operation No			
	operation	operation (Read	operation	operation			

TBLRD	Table R	lead	l (co	nt'd)	
Example1:	TBLRD	*+	;		
Before Instru	uction				
TABLAT TBLPTR MEMORY	(0x00A356)	= = =	0110011000	
After Instruc	tion				
TABLAT TBLPTR			= =	0x34 0x00A357	
Example2:	TBLRD	+*	;		
Before Instru	uction				
	(0x01A357 (0x01A358			0xAA 0x01A357 0x12 0x34	
After Instruc	tion				
TABLAT TBLPTR			= =	0x34 0x01A358	

(Read

Program Memory) (Write

TABLAT)

TBLWT	Table Write	TBLWT	Table Write (cont.'d)
Syntax:	[<i>label</i>] TBLWT (*; *+; *-; +*)	Example1:	TBLWT *+;
Syntax: Operands: Operation:	[<i>label</i>] TBLWT (*; *+; *-; +*) None if TBLWT*, (TABLAT) → Prog Mem (TBLPTR) or Holding Register; TBLPTR - No Change; if TBLWT*+, (TABLAT) → Prog Mem (TBLPTR) or Holding Register; (TBLPTR) +1 → TBLPTR; if TBLWT*-, (TABLAT) → Prog Mem (TBLPTR) or Holding Register; (TBLPTR) -1 → TBLPTR;	Before Instruct TABLAT TBLPTR MEMORY(0 After Instruction TABLAT TBLPTR MEMORY(0 Example 2: Before Instruct TABLAT TBLPTR MEMORY(0 MEMORY(0)	tion = 0x55 = 0x00A356 = 0xFF ons (table write completion) = 0x55 = 0x00A357 x00A356) = 0x55 TBLWT +*; tion = 0x34 = 0x34 = 0x1389A = 0x54 = 0x34 = 0x1389A = 0x54 = 0x34 = 0x1389A = 0x55 = 0x00A357 = 0x00A357 = 0x55 = 0x05 = 0x55 = 0x05 = 0x55 = 0x05 = 0x55 = 0x05 = 0x55 = 0x05 = 0x55 = 0x55 = 0x55 = 0x05 = 0x55 = 0x55
	if TBLWT+*,	After Instruction	on (table write completion) = 0x34
	(TBLPTR) +1 \rightarrow TBLPTR; (TABLAT) \rightarrow Prog Mem (TBLPTR) or Holding Register;	TBLPTR MEMORY(0	= 0x01389B (x01389A) = 0xFF (x01389B) = 0x34
Status Affected:	None		
Encoding:	0000 0000 0000 11nn nn=0 * =1 *+ =2 *- =3 +*		
Description:	This instruction is used to program the contents of Program Memory (P.M.).		
	The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2 MBtye address range. The LSb of the TBLPTR selects which byte of the program memory location to access.		
	TBLPTR[0] = 0:Least Significant Byte of Program Memory Word		
	TBLPTR[0] = 1:Most Significant Byte of Program Memory Word		
	The TBLWT instruction can modify the value of TBLPTR as follows:		
	 no change post-increment post-decrement pre-increment 		
Words:	1		
Cycles:	2 (many if long write is to on-chip EPROM program memory)		
Q Cycle Activity:			
Q1	Q2 Q3 Q4		

Decode

No

operation

No

operation

No

operation (Read TABLAT) No

operation

No

operation

No

operation

No

operation (Write to Holding

Register or Memory)

TST	FSZ	Test f, ski	p if 0				
Synt	ax:	[label] T	STFSZ f,a				
Ope	rands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]				
Ope	ration:	skip if f = 0					
Statu	us Affected:	None					
Enco	oding:	0110	011a fff	f ffff			
Desc	cription:	0110 011a ffff fff If 'f' = 0, the next instruction, fetched during the current instruc- tion execution, is discarded and a NOP is executed making this a two- cycle instruction. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).					
Word	ds:	1					
Cycl	es:	' 1(2) Note: 3 cycles if skip and followed by a 2-word instruction					
QC	cle Activity:						
-	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process Data	No operation			
lf ski	p:						
i	Q1	Q2	Q3	Q4			
	No	No	No	No			
lfski	operation p and followe	operation	operation	operation			
II SKI	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No operation	No operation	No operation	No operation			
Example: HERE TSTFSZ CNT, 1 NZERO : ZERO :							
Before Instruction PC = Address(HERE)							
	After Instruct If CNT PC If CNT PC	$\begin{array}{rcl} & = & 0x \\ & = & Ad \\ & \neq & 0x \end{array}$) 00, dress (ZER(00, dress (NZE]				

XORLW	Exclusiv	Exclusive OR literal with WREG				
Syntax:	[label]	XORLW	k			
Operands:	$0 \le k \le 2$	55				
Operation:	(WREG)	.XOR. k	\rightarrow WRI	EG		
Status Affected:	N,Z					
Encoding:	0000	1010	kkkk	kkkk		
Description:	The cont XOR'ed The resu	with the	8-bit lite	ral 'k'.		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q	4		
Decode	Read literal 'k'	Proces		Write to WREG		

Example: XORLW 0xAF Before Instruction WREG = 0xB5 After Instruction WREG = 0x1A

 $\ensuremath{\textcircled{}}$ 7/99 Microchip Technology Inc.

XORWF	Exclusive	OR WF	REG w	/ith f			
Syntax:	[label])	KORWF	f,d,a	1			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Operation:	(WREG) .	XOR. (f)	\rightarrow de	st			
Status Affected:	N,Z						
Encoding:	0001	10da	ffff	ffff			
Description:	result is st the result ister 'f' (de	th registe tored in ¹ is storec afault). BSR val ank will b ank will	er 'f'. If WREG I back If 'a' is De sele ue. If be sel	'd' is 0, the G. If 'd' is 1, in the reg- 0, the ected, over- 'a' is 1, ected as			
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	(Q4			
Decode	Read register 'f'	Proce: Data		Write to destination			
Example:	XORWF	REG, 1,	, 0				

Before Instruction					
REG	=	0xAF			
WREG	=	0xB5			
After Instruction					
REG	=	0x1A			
WREG	=	0xB5			

20.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[™] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM Assembler
 - MPLAB-C17 and MPLAB-C18 C Compilers
 - MPLINK/MPLIB Linker/Librarian
- Simulators
 - MPLAB-SIM Software Simulator
- · Emulators
 - MPLAB-ICE Real-Time In-Circuit Emulator
 - PICMASTER[®]/PICMASTER-CE In-Circuit Emulator
 - ICEPIC™
- In-Circuit Debugger
 - MPLAB-ICD for PIC16F877
- Device Programmers
 - PRO MATE[®] II Universal Programmer
 - PICSTART[®] Plus Entry-Level Prototype Programmer
- Low-Cost Demonstration Boards
 - SIMICE
 - PICDEM-1
 - PICDEM-2
 - PICDEM-3
 - PICDEM-17
 - SEEVAL[®]
 - KEELOQ[®]

20.1 <u>MPLAB Integrated Development</u> Environment Software

- The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a Windows[®]-based application which contains:
- Multiple functionality
 - editor
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
- A full featured editor
- A project manager
- · Customizable tool bar and key mapping
- A status bar
- On-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file
 - object code

The ability to use MPLAB with Microchip's simulator, MPLAB-SIM, allows a consistent platform and the ability to easily switch from the cost-effective simulator to the full featured emulator with minimal retraining.

20.2 MPASM Assembler

MPASM is a full featured universal macro assembler for all PICmicro MCU's. It can produce absolute code directly in the form of HEX files for device programmers, or it can generate relocatable objects for MPLINK.

MPASM has a command line interface and a Windows shell and can be used as a standalone application on a Windows 3.x or greater system. MPASM generates relocatable object files, Intel standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file which contains source lines and generated machine code, and a COD file for MPLAB debugging.

MPASM features include:

- MPASM and MPLINK are integrated into MPLAB projects.
- MPASM allows user defined macros to be created for streamlined assembly.
- MPASM allows conditional assembly for multi purpose source files.
- MPASM directives allow complete control over the assembly process.

20.3 <u>MPLAB-C17 and MPLAB-C18</u> <u>C Compilers</u>

The MPLAB-C17 and MPLAB-C18 Code Development Systems are complete ANSI 'C' compilers and integrated development environments for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

20.4 MPLINK/MPLIB Linker/Librarian

MPLINK is a relocatable linker for MPASM and MPLAB-C17 and MPLAB-C18. It can link relocatable objects from assembly or C source files along with precompiled libraries using directives from a linker script.

MPLIB is a librarian for pre-compiled code to be used with MPLINK. When a routine from a library is called from another source file, only the modules that contains that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. MPLIB manages the creation and modification of library files.

MPLINK features include:

- MPLINK works with MPASM and MPLAB-C17 and MPLAB-C18.
- MPLINK allows all memory areas to be defined as sections to provide link-time flexibility.

MPLIB features include:

- MPLIB makes linking easier because single libraries can be included instead of many smaller files.
- MPLIB helps keep code maintainable by grouping related modules together.
- MPLIB commands allow libraries to be created and modules to be added, listed, replaced, deleted, or extracted.

20.5 MPLAB-SIM Software Simulator

The MPLAB-SIM Software Simulator allows code development in a PC host environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file or user-defined key press to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPLAB-C18 and MPASM. The Software Simulator offers the flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

20.6 <u>MPLAB-ICE High Performance</u> <u>Universal In-Circuit Emulator with</u> <u>MPLAB IDE</u>

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of MPLAB-ICE is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support new PICmicro microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows 3.x/95/98 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE 2000 is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems use the same processor modules and will operate across the full operating speed range of the PICmicro MCU.

20.7 PICMASTER/PICMASTER CE

The PICMASTER system from Microchip Technology is a full-featured, professional quality emulator system. This flexible in-circuit emulator provides a high-quality, universal platform for emulating Microchip 8-bit PICmicro microcontrollers (MCUs). PICMASTER systems are sold worldwide, with a CE compliant model available for European Union (EU) countries.

20.8 <u>ICEPIC</u>

ICEPIC is a low-cost in-circuit emulation solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X, and PIC16CXXX families of 8-bit one-timeprogrammable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules or daughter boards. The emulator is capable of emulating without target application circuitry being present.

20.9 MPLAB-ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB-ICD, is a powerful, low-cost run-time development tool. This tool is based on the flash PIC16F877 and can be used to develop for this and other PICmicro microcontrollers from the PIC16CXXX family. MPLAB-ICD utilizes the In-Circuit Debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming protocol, offers cost-effective in-circuit flash programming and debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time. The MPLAB-ICD is also a programmer for the flash PIC16F87X family.

20.10 PRO MATE II Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode the PRO MATE II can read, verify or program PICmicro devices. It can also set code-protect bits in this mode.

20.11 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

PICSTART Plus supports all PICmicro devices with up to 40 pins. Larger pin count devices such as the PIC16C92X, and PIC17C76X may be supported with an adapter socket. PICSTART Plus is CE compliant.

20.12 <u>SIMICE Entry-Level</u> <u>Hardware Simulator</u>

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB-SIM. Both SIMICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PICmicro 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entry-level system development.

20.13 <u>PICDEM-1 Low-Cost PICmicro</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

20.14 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

20.15 <u>PICDEM-3 Low-Cost PIC16CXXX</u> Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 seqments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

20.16 PICDEM-17

The PICDEM-17 is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers. including PIC17C752, PIC17C756, PIC17C762, and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included, and the user may erase it and program it with the other sample programs using the PRO MATE II or PICSTART Plus device programmers and easily debug and test the sample code. In addition, PICDEM-17 supports down-loading of programs to and executing out of external FLASH memory on board. The PICDEM-17 is also usable with the MPLAB-ICE or PICMASTER emulator, and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

20.17 <u>SEEVAL Evaluation and Programming</u> System

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials[™] and secure serials. The Total Endurance[™] Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

20.18 <u>KEELOQ Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

TABLE 20-1:	DEVELOPMENT TOOLS FROM MICROCHIP

MPLAB™ Integrated MPLAB™ Integrated MPLAB™ C17 Compiler MPLAB™ C17 Compiler MPLAB™ C17 Compiler MPLAB™ C17 Compiler MPLAB™ C18 Compiler MPLAB™ C18 Compiler MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18 MPLAB™ C18				> > > >	· · · · · · · · ·					
MPLAB™ C17 Compiler Implate Implate <th></th> <th></th> <th></th> <th></th> <th><u> </u></th> <th></th> <th></th> <th></th> <th></th>					<u> </u>					
MPLAB™ C18 Compiler MPLAB™ C18 Compiler MPLAB™ C18 Compiler M MP M										
MPASM/MPLINK ✓ <t< th=""><th></th><th></th><th></th><th></th><th>> ></th><th></th><th></th><th></th><th></th></t<>					> >					
MPLAB™-ICE ✓				<u>, , , , , , , , , , , , , , , , , , , </u>	```	> >				
PICMASTER/PICMASTER-CE / <th <="" th=""> / / /</th> <th></th> <th></th> <th></th> <th><u> </u></th> <th>× ×</th> <th></th> <th></th> <th></th> <th></th>	/ / /				<u> </u>	× ×				
ICEPIC™Low-Cost <				<u> </u>	>					
MPLAB-ICD In-Circuit Debugger /* /* /* PICSTART®Plus /* /* /* /* PICSTART®Plus / / / /* /* PICSTART®Plus / / / / /* /* PICSTART®Plus / / / / /* /* / PICSTART®Plus / / / / / / / / PICSTART®Plus / </th <th></th> <th></th> <th></th> <th><u> </u></th> <th>></th> <th>></th> <th></th> <th></th> <th></th>				<u> </u>	>	>				
PICSTART®Plus Low-Cost Universal Dev. Kit 				>	>	>				
PRO MATE® II Universal Programmer										
				>	>	>	>			
PICDEM-1	.↓	>		>						
PICDEM-2	✓†					~				
g PICDEM-3			>							
in PICDEM-17					~					
KeeLoo® Evaluation Kit							~			
de KeeLoo Transponder Kit							~			
ö microlD™ Programmer's Kit								>		
2 125 kHz microID Developer's Kit								>		
Developer's Kit								>		
13.56 MHz Anticollision microID Developer's Kit								>		
MCP2510 CAN Developer's Kit									>	

NOTES:

21.0 ELECTRICAL CHARACTERISTICS


Absolute Maximum Ratings (†)

;
;
)
/
/
/
/
۱.
١
١
١
١
١
١
١
١
۱.
) / / / / / / / / / / / / / / / / / / /


- **Note 2:** Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin, rather than pulling this pin directly to Vss.
- Note 3: PORTD and PORTE not available on the PIC18C2X2 devices.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.









DC CHAI	RACTERIS	STICS		ard Op ating te		ture -	itions (unless otherwise stated) $40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial $40^{\circ}C \leq TA \leq +125^{\circ}C$ for extended
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
D001	Vdd	Supply Voltage	4.2	_	5.5	V	[]
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	-	_	V	
D003	VPOR	VDD Start Voltage to ensure internal Power- on Reset signal	_	—	0.7	V	See section on Power on Reset for details
D004	SVDD	VDD Rise Rate to ensure internal Power- on Reset signal	0.05	_	- <	V/ms<	See section on Rower-on Reset for details
D005	VBOR	Brown-out Reset Voltage BORV1:BORV0 = 1x BORV1:BORV0 = 01 BORV1:BORV0 = 00	4.2		N.A. 4.46 4.78		Not in operating voltage range of device
D010	Idd	Supply Current ^(2,4)	$\langle \rangle$		TBD	mA	XT, RC, RCIO osc configurations FOSC = 4 MHz, VDD = $4.2V$
D010A				—	TBD	μA	LP osc configuration Fosc = 32 kHz, VDD = 4.2V
D010C			—	—	45	mA	EC, ECIO osc configurations, Fosc = 40 MHz, VDD = 5.5V
D013	$) \setminus ($		_	—	50	mA	HS osc configurations Fosc = 25 MHz, VDD = 5.5V
D013	5		—	_	50	mA	HS + PLL osc configuration Fosc = 10 MHz, VDD = 5.5V
D014			_	_	TBD TBD	μA μA	OSCB osc configuration Fosc = 32 kHz, VDD = 4.2V Fosc = 32 kHz, VDD = 4.2V, 25°C

21.1 DC Characteristics: PIC18CXX2 (Industrial, Extended)

Legend: Shading of rows is to assist in readability of the table.

The test conditions for all IDD measurements in active operation mode are:

 $\frac{\text{OSC1}}{\text{MCLR}} = \text{external square wave, from rail to rail; all I/O pins tristated, pulled to VDD}$ $\frac{\text{MCLR}}{\text{MCLR}} = \text{VDD}; \text{WDT enabled/disabled as specified.}$

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode or during a device reset without losing RAM data.

^{2:} The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

21.1 DC Characteristics: PIC18CXX2 (Industrial, Extended) (cont'd)

DC CHA	ARACTER	ISTICS		lard Op ating te		ature	litions (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	Ipd	Power-down Current ⁽³⁾					
D020			—	<1	TBD	•	$VDD = 4.2V, -40^{\circ}C \text{ to } +85^{\circ}C$
			—		36	•	$VDD = 5.5V, -40^{\circ}C$ to $+85^{\circ}C$
D020A			—	—	TBD	•	VDD = 4.2V, 25°C
D021B			—	<tbd< td=""><td>TBD</td><td>μΑ</td><td>$VDD = 4.2V, -40^{\circ}C \text{ to } +125^{\circ}C$</td></tbd<>	TBD	μΑ	$VDD = 4.2V, -40^{\circ}C \text{ to } +125^{\circ}C$
			—	—	42		$VDD = 5.5V, -40^{\circ}C t_0 + 125^{\circ}C$
		Module Differential Current					
D022	Δ IWDT	Watchdog Timer	—	—	25	μA	$VDD = 5.5V, -40^{\circ}C$ to $+85^{\circ}C$
			—		TBD	μA <	$V_{QD} = (5.5)/(-40)^{\circ}C$ to $+125^{\circ}C$
			—		TBD	μA	$\forall D = 4,2 \forall,25 \circ C$
D022A	Δ IBOR	Brown-out Reset	—		,50	μA	VBD = 5.5V, -40°C to +85°C
			—		TBD		VDD = 5.5V, -40°C to +125°
				+'	<i></i> ΔBØ	\µA\	VDD = 4.2V, 25°C
D022B	ΔILVD	Low Voltage Detect	$\langle \langle \rangle$	\square	TBD	\ μA ັ	VDD = 4.2V, -40°C to +85°C
			\setminus	\bigvee	∕ <i></i> µβĎ		VDD = 4.2V, -40°C to +125°C
			(\neq)	$\langle \mathcal{H} \rangle$	TBD	μA	VDD = 4.2V, 25°C
D025	ΔIOSCB	Timer1 Oscillator	$\backslash \rightarrow$	\searrow	TBD	μA	VDD = 4.2V, -40°C to +85°C
			\rightarrow		TBD	•	VDD = 4.2V, -40°C to +125°C
			2	—	TBD	•	VDD = 4.2V, 25°C

Legend: Shading of rows is to assist in readability of the table.

The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

 χ he test conditions for all IDD measurements in active operation mode are:

 $\sqrt{OSC1}$ = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

Note 1: This is the limit to which Voo can be lowered in SLEEP mode or during a device reset without losing RAM

DC CHAI	RACTERIS	STICS		lard Op ating te			itions (unless otherwise stated) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
	Vdd	Supply Voltage					
D001			2.5		5.5	V	HS, XT, RC and LP osc mode
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	—	—	V	
D003	VPOR	VDD Start Voltage to ensure internal Power- on Reset signal	_		0.7	V	See section on Power-on Reset for details
D004	SVDD	VDD Rise Rate to ensure internal Power- on Reset signal	0.05	_	_	V/ms	See section on Power-on Reset for details
	VBOR	Brown-out Reset Voltage			$\langle \langle \rangle$	7/	
D005		BORV1:BORV0 = 11 BORV1:BORV0 = 10	2.5 	$\begin{pmatrix} -1 \end{pmatrix}$	2.66 2.86		
		BORV1:BORV0 = 01	42	Έ4	4,46	V	
		BORV1:BORV0 = 00	4.5	\supset	4.78	V	
D010	IDD	Supply Current ^(2,4)	\mathcal{A}	-	4	mA	XT, RC, RCIO osc configurations Fosc = 4 MHz, VDD = 2.5V
D010A			_	—	48	μA	LP osc configuration Fosc = 32 kHz, VDD = 2.5V
D010C			—	—	45	mA	EC, ECIO osc configurations, Fosc = 40 MHz, VDD = 5.5V
D013	\mathbb{P}		_	_	TBD 50	mA mA	HS osc configurations Fosc = 6 MHz, VDD = 2.5V Fosc = 25 MHz, VDD = 5.5V
D013				—	50	mA	HS + PLL osc configuration Fosc = 10 MHz, VDD = 5.5V
D014			_	_	48	μA	Timer1 osc configuration Fosc = 32 kHz, VDD = 2.5V
			—	—	TBD	μA	Fosc = 32 kHz, VDD = 2.5V, 25°C

21.2 DC Characteristics: PIC18LCXX2 (Industrial)

Legend: Shading of rows is to assist in readability of the table.

- **Note 1:** This is the limit to which VDD can be lowered in SLEEP mode or during a device reset without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

 \overline{MCLR} = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

21.2 DC Characteristics: PIC18LCXX2 (Industrial) (cont'd)

DC CHA	ARACTER	ISTICS			-	ng Cono ature	ditions (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
D020	IPD	Power-down Current ⁽³⁾		<2.5 —	5 36 TBD	μΑ μΑ μΑ	VDD = 2.5V, -40°C to +85°C VDD = 5.5V, -40°C to +85°C VDD = 2.5V, 25°C
		Module Differential Current					
D022	ΔIWDT	Watchdog Timer			12 25 T₿₽∖	μA μA μA Γ	VDD = 2.5V VDD = 5.5V VDD = 2.5V VDD = 2.5V VDD = 2.5V VDD = 2.5V
D022A	Δ Ibor	Brown-out Reset		Ţ,	50 TBD	μA μA	VDD = 8.5V Vod = 2.5V, 25°C
D022B	ΔILVD	Low Voltage Detect		Æ)	50 TBD	μA μA	VDD = 2.5V VDD = 2.5V, 25°C
D025	ΔIOSCB	Timer1 oscillator	$\left \not{-} \right $	Þ)	у ТВD	μΑ μΑ	VDD = 2.5V VDD = 2.5V, 25°C

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which WDD can be lowered in SLEEP mode or during a device reset without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

 \overline{MQLR} = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

	ARACTE	RISTICS	Operating te	mperature -4 -2	0°C ≤ 10°C ≤	unless otherwise stated) TA \leq +85°C for industrial TA \leq +125°C for extended
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
	VIL	Input Low Voltage				
		I/O ports:				
D030		with TTL buffer	Vss	0.15Vdd	V	Vdd < 4.5V
D030A			—	0.8	V	$4.5V \le VDD \le 5.5V$
D031		with Schmitt Trigger buffer RC3 and RC4	Vss Vss	0.2Vdd 0.3Vdd	V V	
D032		MCLR	Vss	0.2Vdd	V	
D032A		OSC1 (in XT, HS and LP modes) and T1OSI	Vss	0.3Vdd	V	
D033		OSC1(in RC mode) ⁽¹⁾	Vss	0.2Vpd	M	
	Vih	Input High Voltage I/O ports:	\langle			\sim
D040		with TTL buffer	0.25VD0+	KDD	> V	VDD < 4.5V
D040A			2.0	VDD	V	$4.5V \le VDD \le 5.5V$
D041		with Schmitt Trigger buffer RC3 and RC4	0.8VDD 0.7VDD	Vdd Vdd	V V	
D042		MCLR	0.8Vdd	Vdd	V	
D042A		OSCT (in XT, HS and LP modes) and T1QSI	0.7Vdd	Vdd	V	
D043	\frown	OSC1 (RC mode) ⁽¹⁾	0.9Vdd	Vdd	V	
D050	(VHYs)	Hysteresis of Schmitt Trigger Inputs	TBD	TBD	V	
	IIĽ	Input Leakage Current ^(2,3)				
D060	\bigtriangledown	I/O ports	—	±1	μA	$Vss \le VPIN \le VDD,$ Pin at hi-impedance
D061		MCLR	—	±5	μΑ	$Vss \leq VPIN \leq VDD$
D063		OSC1	—	±5	μA	$Vss \le VPIN \le VDD$
	IPU	Weak Pull-up Current				
D070	IPURB	PORTB weak pull-up current	50	400	μΑ	VDD = 5V, VPIN = VSS

21.3 DC Characteristics: PIC18CXX2 (Industrial, Extended) and PIC18LCXX2 (Industrial)

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

21.3 DC Characteristics: PIC18CXX2 (Industrial, Extended) and PIC18LCXX2 (Industrial) (cont'd)

DC CHA	ARACTER			Operating Co temperature	e -40°	is (unless otherwise stated) $^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial $^{\circ}C \leq TA \leq +125^{\circ}C$ for extended
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
	Vol	Output Low Voltage				1
D080		I/O ports	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C
D080A			—	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to + $(25^{\circ}C)$
D083		OSC2/CLKOUT (RC mode)	—	0.6	V	IOL = 1.6 mÅ, VDB = 4.5V, -40°G to +85°G
D083A			—	0.6	×/	OL = 1.2 mA, VDD = 4.5V, -40 \C to +125 \C
	Voн	Output High Voltage ⁽³⁾		$ \land \ $	7	$\backslash \sqcup$
D090		I/O ports	VDD - 0.7	$\left(\left(+ \right) \right)$	V)	Ю́н = -3.0 mA, VDD = 4.5V, -40°С to +85°С
D090A		\sim	VDD 40.7		V	IOH = -2.5 mA, VDD = 4.5V, -40°С to +125°С
D092		OSC2/CLKOUT (RC mode)	VDD - 0.7	<u> </u>	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С
D092A			VDD - 0.7	—	V	IOH = -1.0 mA, VDD = 4.5V, -40°С to +125°С
D150	VOD	Open-drain High Voltage	—	7.5	V	RA4 pin
D101	Cio	Capacitive Loading Specs on Output Pins All I/O pins and OSC2	_	50	pF	To meet the AC Timing Specifications
D102	Св	(in RC mode) SCL, SDA	_	400	pF	In I ² C mode

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

FIGURE 21-3: LOW-VOLTAGE DETECT CHARACTERISTICS




TABLE 21-1: LOW VOLTAGE DETECT CHARACTERISTICS

			Standard Operating Operating temperat	ure -40°	s (unless o C ≤ TA ≤ + C ≤ TA ⊊+	85°€ før i	ndustrial
Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
D420	Vlvd	LVD Voltage	LVV<3:0> = 0100	2.5	2.66	V	
		0	LVV<3:0> = 0101	187	2.86	V	
			LVV<3:0>=6170	2,8	2.98	V	
			LVV53:0>> (1)11	> 3.0	3.2	V	
			LVV<3:0>/=/1000	3.3	3.52	V	
			LVV<3:0>=1001	3.5	3.72	V	
			LVV<3:0> = 1010	3.6	3.84	V	
			LVV<3:0> = 1011	3.8	4.04	V	
		L124V	LVV<3:0> = 1100	4.0	4.26	V	
		$() \setminus ()$	LVV<3:0> = 1101	4.2	4.46	V	
			LVV<3:0> = 1110	4.5	4.78	V	

DC CHA	RACTE	RISTICS	Standard O Operating te	•		ns (unless otherwise stated) °C ≤ Ta ≤ +40°C
Param.				Inperature	-40	
No.	Sym	Characteristic	Min	Max	Units	Conditions
		Internal Program Memory				
		Programming Specs (Note 1)			<	
D110	Vpp	Voltage on MCLR/VPP pin	12.75	13.25	X	Note 2
D111	VDDP	Supply voltage during	4.75	5.25		
		programming		$\left \right\rangle$	15	×
D112	IPP	Current into MCLR/VPP pin	-~ \	\ \50 ~	≥ḿA	
D113	IDDP	Supply current during	$\sim -1 N/$	\\30	mA	
		programming <	V / V / V / V			
D114	TPROG	Programming pulse width	100	1000	μs	Terminated via internal/external
						interrupt or a reset
D115	TERASE	EPROM erase time	2			
		Device operation < 3V	4	—	hrs	
		Device operation \geq 3V	TBD	—	hrs	

TABLE 21-2: EPROM PROGRAMMING REQUIREMENTS

Note 1: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC18CXXX Programming Specifications (Literature number TBD).

2: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

21.4 AC (Timing) Characteristics

21.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2pp	S	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercas	e letters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
	e letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st (l	² C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		


21.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 21-3 apply to all timing specifications unless otherwise noted. Figure 21-4 specifies the load conditions for the timing specifications.

TABLE 21-3: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC


	Standard Operating Conditions (unless otherwise stated)
	Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial
AC CHARACTERISTICS	-40°C \leq TA \leq +125°C for extended
	Operating voltage VDD range as described in DC spec Section 21.1 and Section 21.2.
	LC parts operate for industrial temp's only.

FIGURE 21-4: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



21.4.3 TIMING DIAGRAMS AND SPECIFICATIONS

TABLE 21-4:




Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
1A	Fosc	External CLKIN	DC	40	MHz	XT 0osc
		Frequency ⁽¹⁾	DC	40	MHz	HS osc
			4	10	MHz	HS + Pt osc
			DC	40	kHz	LROSC
			DC	40	MHz	EC
		Oscillator Frequency ⁽¹⁾	DC	4	MHz	R¢ osc ∖∕
			0.1	4	MŲŻ	XT OSC
			4	25\ ∖	MH≯	HS osc
			4	<\10\ L	MHz`	HS + PLL osc
			5	200 5	kHz	LP osc mode
1	Tosc	External CLKIN Period ⁽¹⁾	<u> </u>	\searrow^{\prime}	ns	XT and RC osc
			<u>\</u> 40 \ \	$\rightarrow -$	ns	HS osc
			100	_	ns	HS + PLL osc
			1 5	—	μs	LP osc
			∑ [∨] 5	—	ns	EC
		Oscillator Period ⁽¹⁾	250	—	ns	RC osc
			250	10,000	ns	XT osc
			100	10,000	ns	HS osc
			40	100	ns	HS + PLL osc
	$\Delta \setminus \tilde{\langle}$	\sim	5	_	μs	LP osc
2	Jch //	Instruction Cycle Time ⁽¹⁾	100	_	ns	TCY = 4/FOSC
3	TosL,	External Clock in (OSC1)				
	TosH	High or Low Time	30	—	ns	XT osc
			2.5	—	μs	LP osc
			10	—	ns	HS osc
4	TosR,	External Clock in (OSC1)	_	20	ns	XT osc
	TosF	Rise or Fall Time	—	50	ns	LP osc
			_	7.5	ns	HS osc

EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
		PLL Start-up Time (Lock Time)		2	ms	
	ΔCLK	CLKOUT Stability (Jitter) using RLL	-2	+2	%	
		PREL				<u>.</u>






Param. No.	Symbol	Characteris	stic	Min	Тур	Max	Units	Conditions
10	TosH2ckL	OSC1 [↑] to CLKOUT↓		_	75	200	ns	(1)
11	TosH2ckH	OSC1 [↑] to CLKOUT [↑]			75	200	ns	(1)
12	TckR	CLKOUT rise time		_	35 <	106	√ns	(1)
13	TckF	CLKOUT fall time		— r	3 5		ns	(1)
14	TckL2ioV	CLKOUT \downarrow to Port out v	alid	\sim ($\langle \rangle$	0.5.7CY + 20	ns	(1)
15	TioV2ckH	Port in valid before CLK	OUT ↑	0,25TCY+25		✓ –	ns	(1)
16	TckH2iol	Port in hold after CLKO	UT↑ (1/2/	Z	—	ns	(1)
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Po	ort out valid, 🔪	$//H \sim$	50	150	ns	
18	TosH2iol	OSC1 [↑] (Q2 cycle) to	PIC18CXXX	100		_	ns	
18A		Port input invalid (I/O in hold time)	PIC18LCXXX	200	_	—	ns	
19	TioV2osH	Port input valid to OSC (I/O in setup time)		0		—	ns	
20	TioR	Port-output rise time	PIC18CXXX	_	10	25	ns	
20A	<		PIC18LCXXX	_		60	ns	
21	TioF	Port output fall time	PIC18CXXX	_	10	25	ns	
21A	$\langle \bigcirc \rangle$		PIC18LCXXX	_	_	60	ns	
22††	TINR	INT pin high or low time	•	Тсү		_	ns	
23††	Trbp 🗸	RB7:RB4 change INT h	igh or low time	Тсү	_	_	ns	
24††	TRCP	RC7:RC4 change INT h	igh or low time	20			ns	

TARI F 21-6.	CLKOUT AND I/O TIMING REQUIREMENTS

††These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.






FIGURE 21-8: BROWN-OUT RESET TIMING





TABLE 21-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS Image: Comparison of the second sec

Param. No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	\sim	\sim –	μs	
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)		18	33	ms	
32	Tost	Oscillation Start-up Timer Review	1024Tosc		1024Tosc	_	Tosc = OSC1 period
33	TPWRT	Power up Timer Period	28	72	132	ms	
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset		2	—	μs	
35	TBOR	Brown-out Reset Pulse Width	200		—	μs	$VDD \le BVDD$ (See D005)
36	TIVRST	Time for Internal Reference Voltage to become stable	—	20	50	μs	

FIGURE 21-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Param No.	-	ol Characteristic				Max	Units	Conditions
-				··· - ·	-			
40	Tt0H	TOCKI H	ligh Pulse Width	No Prescaler	0.5Tcy + 20	_	ns	
				With Prescaler	10	—	ns	1
41	Tt0L	T0CKI L	ow Pulse Width	No Prescaler	0.5Tcy + 20	_	ns	
				With Prescaler	10	_	ns	
42	Tt0P	T0CKI P	eriod	No Prescaler	Tcy + 10		ns	$\langle \rangle$
				With Prescaler	Greater of:	$\langle \nabla \rangle$	ns	N = prescale
					20 ns or <u>Tcy # 40</u>	\backslash	\searrow	value
					\wedge	$\overline{\backslash } \overline{\lor }$		(1, 2, 4,, 256)
45	Tt1H	T1CKI	Synchronous, no	prescaler	0.5TCY + 20	\sim	ns	
		High Time	Synchronous,	PIC18CXXX	1 / MOA / L	_	ns	
			with prescaler	PIC18LCXXX	\ \ \ 25	—	ns	
			Asynchronous	PIC18CXXX	30	_	ns	
				RIC18LCXXX	50	_	ns	
46	Tt1L	T1CKI	Synchronous, no	prescaler	0.5Tcy + 5	_	ns	
		Low	Synchronous,	PIÇ18¢XXX	10	_	ns	
		Time	with presealer	PIC18LCXXX	25	_	ns	
			Asynchronous	PIC18CXXX	30	_	ns	
				PIC18LCXXX	TBD	TBD	ns	
47	Tt1P	J1CKI <	Synchronous		Greater of:		ns	N = prescale
	\backslash	input 🔪	<u>}</u>		20 ns or <u>Tcy + 40</u>			value
		period			N			(1, 2, 4, 8)
		\downarrow	Asynchronous		60		ns	
	Ft1	T1CKI o	scillator input freq	uency range	DC	50	kHz	
48	Tcke2tmrl	Delay fro	om external T1CK	I clock edge to	2Tosc	7Tosc	—	
		timer inc		-				

TABLE 21-8:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
IADLL ZI-U.	

FIGURE 21-10: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 21-9: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Param. No.	Symbol	CI	naracteristi	c	Min	Max	Units	Conditions
50	TccL	CCPx input low	No Presca	ler	0.5Tcy + 20	$\overline{\mathbf{n}}$	ns	
		time	With	PIC18CXXX	110	`	ns	
			Prescaler	PIC18LCXXX	20	_	ns	
51	TccH	CCPx input	No Presca	ler	0.5TCY + 20		ns	
		high time	With	PUC18CXXX	> 10		ns	
			Prescalet	RIC18LCXXX	20	_	ns	
52	TccP	CCPx input peri	od∠ ∕_bc	1 M	<u>3Tcy + 40</u>	_	ns	N = prescale
			$> \setminus \setminus \land$	\lor	N			value (1,4 or 16)
53	TccR	CCPx output fall	time	PIC18 C XXX	—	25	ns	
		\square	\checkmark	PIC18LCXXX	—	45	ns	
54	TccF	CCPx output fall	time	PIC18CXXX	_	25	ns	
				PIC18LCXXX	_	45	ns	
		\square						

FIGURE 21-11: PARALLEL SLAVE PORT TIMING (PIC18C4X2)




TABLE 21-10: PARALLEL SLAVE PORT REQUIREMENTS (PIC18C4X2)

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
62	TdtV2wrH	Data in valid before $\overline{WR}\uparrow$ or $\overline{CS}\uparrow$	20	_	ns	
		(setup time)	25	—	ns	Extended Temp range
63	TwrH2dtl	\overline{WR} or \overline{CS} to data-in invalid Ricia CXXX	20	_	ns	
		(hold time)	35		ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data-out valid	_	80	ns	
			_	90	ns	Extended Temp range
65	TrdH2dtI	RD or CS to data-out invalid	10	30	ns	
66	TibfINH	Inhibit of the IBF flag bit being cleared from	_	3Tcy		
		WET OF CST				
		\bigtriangledown				

FIGURE 21-12: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)




TABLE 21-11: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param. No.	Symbol	Characteristi	Min	Мах	Units	Conditions	
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input		Тсү		ńs	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	(nş \	
71A		(slave mode)	Single Byte	40 🔨	25	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcx + 30	$\langle - \rangle$	≻ ns	
72A		(slave mode)	Single Byte	40	\searrow	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to	SCK edge	100	—	ns	
73A	Тв2в	Last clock edge of Byte1 to the Byte2	1st clock edge of	1.5Tcy + 40	—	ns	Note 2
74	TscH2diL, TscL2diL	Hold time of SDI data input to	SCKedge	100	—	ns	
75	TdoR	SDO data output rise time	PIC18CXXX	—	25	ns	
			PIC18LCXXX	—	45	ns	
76	TdoF	SDO-data output fall time	•		25	ns	
78	TscR	SCK output rise time	PIC18CXXX	—	25	ns	
		(master mode)	PIC18LCXXX	—	45	ns	
79	Tsck	SCK output fall time (master m	—	25	ns		
80	TscH2doV,	SDO data output valid after	PIC18CXXX	_	50	ns	
	TscL2doV	SCK edge	PIC18LCXXX	—	100	ns	

Note 1: Requires the use of Parameter # 73A.

FIGURE 21-13: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)





TABLE 21-12: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characterist	Min	Max	Units	Conditions	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30		ns	
71A		(slave mode)	Single Byte	40	\langle	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	\sum	ns	
72A		(slave mode)	Single Byte	40 < <	$\sum_{i=1}^{n}$	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data input t	o SCK edge	100	$\langle \rangle$	ns	
73A	Тв2в	Last clock edge of Byte1 to the Byte2	e 1st clock edge of	1.5TCr + 40	_	ns	Note 2
74	TscH2diL, TscL2diL	Hold time of SDI data input to	SCK edge	100	_	ns	
75	TdoR	SDO data output rise time 🔪	PIC 18CXXX	_	25	ns	
			RIC18LCXXX		45	ns	
76	TdoF	SDO data output fall time	\bigtriangledown	—	25	ns	
78	TscR	SCK output rise time	PIC18CXXX	—	25	ns	
		(master mode)	PIC18LCXXX		45	ns	
79	TscF	SCK output fall time (master n	node)	—	25	ns	
80	TscH2doV,	SDO data output valid after	PIC18CXXX	_	50	ns	
	Tscl2doV	SCK edge	PIC18LCXXX		100	ns	
81	TdoV2scH, TdoV2scL	SDO data output setup to SCI	K edge	Тсү	—	ns	

Note 1: Requires the use of Parameter # 73A.

FIGURE 21-14: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)



Parm. No.	Symbol	Characteristic	Characteristic			Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input		Тсү		ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	\langle	Ins	
71A		(slave mode)	Single Byte	40		ns	Note 1
72	TscL	SCK input low time	Continuous	1.25TCY + 30	4	ns	
72A		(slave mode)	Single Byte	40 \	(\rightarrow)	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK e	edge	100	2_	ns	
73A	Тв2в	Last clock edge of Byte1 to the 1st clo	ck edge of Byte2	1 1 5 FCY + 40	_	ns	Note 2
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK ec	old time of SDI data input to SCK edge			ns	
75	TdoR	SDO data output rise time 🗌	PIC 18CXXX	—	25	ns	
			PIE18LCXXX		45	ns	
76	TdoF	SDO data output fall time	\checkmark	—	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedance		10	50	ns	
78	TscR	SCK output rise time	PIC18CXXX	—	25	ns	
		(mașter mode)	PIC18LCXXX		45	ns	
79	TscF	SCK output falltime (master mode)		_	25	ns	
80	TscH2doV,	8DO data output valid after SCK	PIC18CXXX	_	50	ns	
	TscL2doV	edge	PIC18LCXXX		100	ns	
83	TscH2ssH, TscL2ssH	উঁS ↑ after SCK edge		1.5Tcy + 40	—	ns	

TABLE 21-13: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0))

Note 1: Requires the use of Parameter # 73A.





TABLE 21-14:	EXAMPLE SPI SLAVE MODE REQUIREMENTS ((CKE = 1))
--------------	--	-----------	---

Parm. No.	Symbol	Characteristic		Min	Мах	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input		Тсү		ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	$\langle \cdot \rangle$	ns	
71A		(slave mode)	Single Byte	40	\rightarrow	∖ns	Note 1
72	TscL	SCK input low time	Continuous	1.25T&Y + 30	h	√ns	
72A		(slave mode)	Single Byte	40	X	ns	Note 1
73A	Тв2в	Last clock edge of Byte1 to the 1st of	lock edge of Byte2	15TCX + 40		ns	Note 2
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK	edge	100	_	ns	
75	TdoR	SDO data output rise time	PIC18CXXX \	—	25	ns	
			PIC18LCXXX		45	ns	
76	TdoF	SDO data output fall time 🔨 🔪	NIV -	—	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedance		10	50	ns	
78	TscR	SCK output rise time	PIC18CXXX	—	25	ns	
		(master møde)	PIC18LCXXX	—	45	ns	
79	TscF	SCK output (all time (master mode)		—	25	ns	
80	TscH2doV,	SDQ data output valid after SCK	PIC18CXXX	—	50	ns	
	TscL2do√	edge //	PIC18LCXXX	—	100	ns	
82	TssL2doV/	SDO data output valid after $\overline{SS}\downarrow$	PIC18CXXX	_	50	ns	
		edge	PIC18LCXXX	—	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	—	ns	

Note 1: Requires the use of Parameter # 73A.

FIGURE 21-16: I²C BUS START/STOP BITS TIMING



Parm. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode 🔿	(AXOO)	_	ns	Only relevant for repeated
		Setup time	400 kHz made	600	_		START condition
91	THD:STA	START condition	100 kHz mode	¥000	-	ns	After this period the first
		Hold time	400 KHz mode	600	_		clock pulse is generated
92	TSU:STO	STOP condition	100 kHz mode	4700	_	ns	
		Setup time	400 kHz mode	600	_		
93	THD:STO	STOP condition	100 kHz mode	4000	_	ns	
		Hold time \checkmark	400 kHz mode	600	_		

TABLE 21-15: I²C BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

FIGURE 21-17: I²C BUS DATA TIMING





TABLE 21-16: I²C BUS DATA REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
100	Тнідн	Clock high time	100 kHz mode	4.0	—	μs	PIC18CXXX must operate at a minimum of 1.5 MHz
		\square	400 kHz mode	0.6	_	μs	PIC18CXXX must operate at a minimum of 10 MHz
			SSP Module	1.5Tcy	—		
101	TLOW	Clock low time	100 kHz mode	4.7	—	μs	PIC18CXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μs	PIC18CXXX must operate at a minimum of 10 MHz
			SSP Module	1.5TCY	_		
102		SDA and SCL rise	100 kHz mode		1000	ns	
	\square	time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
103	TF	SDA and SCL fall	100 kHz mode	_	300	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
90	TSU:STA	START condition	100 kHz mode	4.7	_	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	—	μs	START condition
91	THD:STA	START condition hold	100 kHz mode	4.0	_	μs	After this period the first clock
		time	400 kHz mode	0.6	_	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	Note 2
			400 kHz mode	100	—	ns	
92	Tsu:sto	STOP condition	100 kHz mode	4.7	—	μs	
		setup time	400 kHz mode	0.6	—	μs	
109	ΤΑΑ	Output valid from	100 kHz mode	_	3500	ns	Note 1
		clock	400 kHz mode	_		ns	
110	TBUF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission can start
D102	Cb	Bus capacitive loading		—	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.


2: A fast-mode I²C bus device can be used in a standard-mode I²C bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line. TR max. + tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

FIGURE 21-18: MASTER SSP I²C BUS START/STOP BITS TIMING WAVEFORMS



Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	TSU:STA	START condition Setup time	400 kHz mode	2(Tosc)(BRG + 1) 2(Tosc)(BRG + 1) 2(Tosc)(BRG + 1)		ns	Only relevant for repeated START condition
91	THD:STA	START condition Hold time	400 kHz mode	2(Tosc)(BRG + 1) 2(Tosc)(BRG + 1) 2(Tosc)(BRG + 1)		ns	After this period the first clock pulse is generated
92	Tsu:sto	STOP condition Setup time	400 kHz mode	2(Tosc)(BRG + 1) 2(Tosc)(BRG + 1) 2(Tosc)(BRG + 1)		ns	
93	THD:STO	STOP condition	400 kHz mode	2(Tosc)(BRG + 1) 2(Tosc)(BRG + 1) 2(Tosc)(BRG + 1)		ns	

Note 1: Maximum pin capacitance = 10 pF for all I^2C pins.



	21-18: N	MASTER SSP I ² C	BUS DATA RE		\int		
Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
100	THIGH	Clock high time	100 kHz mode	2(Tosc)(BRG+1)	1+1	ms	
			400 kHz mode	2(Tosc)(BRG+1)	$\backslash \bot$	ms	
			1 MHz mode ⁽¹⁾	2(Tòsc)(BRG + 1)	- 1	ms	
101	TLOW	Clock low time	100 kHz møde	(2(Toso)(BRG+1)	—	ms	
			400 kHz mode	2((TO\$C)(BRG + 1)		ms	
			1 MHz mode (1)	2(Tosc)(BRG + 1)	—	ms	
102	TR	SDA and SCL	100 kHz mode	<u> </u>	1000	ns	Cb is specified to be from
-		rise time	400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF
			MHz mode (1)	—	300	ns	
103	TF	SDA and SCL	100 kHz mode	_	300	ns	Cb is specified to be from
		fall time /	400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF
		$D \downarrow \setminus \checkmark$	1 MHz mode ⁽¹⁾	—	100	ns	
90 /	TSU:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	Only relevant for repeated
	h	setup time	400 kHz mode	2(Tosc)(BRG + 1)	—	ms	START condition
	>		1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	-
91	THD:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	After this period the first
.	$\langle \rangle$	hold time	400 kHz mode	2(Tosc)(BRG + 1)	—	ms	clock pulse is generated
	~		1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	-
106	THD:DAT	Data input	100 kHz mode	0	_	ns	
		hold time	400 kHz mode	0	0.9	ms	1
			1 MHz mode ⁽¹⁾	TBD	—	ns	-
107	TSU:DAT	Data input	100 kHz mode	250		ns	Note 2
		setup time	400 kHz mode	100	—	ns	1
			1 MHz mode ⁽¹⁾	TBD	—	ns	
92	TSU:STO	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
		setup time	400 kHz mode	2(Tosc)(BRG + 1)	—	ms	1
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	-
109	ΤΑΑ	Output valid from	100 kHz mode	_	3500	ns	
		clock	400 kHz mode	—	1000	ns	
			1 MHz mode ⁽¹⁾	—	—	ns	
110	TBUF	Bus free time	100 kHz mode	4.7	—	ms	Time the bus must be free
			400 kHz mode	1.3	—	ms	before a new transmis-
			1 MHz mode ⁽¹⁾	TBD		ms	sion can start
D102	Cb	Bus capacitive loa		_	400	pF	
-	-	1		1	1 - 2		

Note 1: Maximum pin capacitance = 10 pF for all I^2C pins.

2: A fast-mode I²C bus device can be used in a standard-mode I²C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line. parameter #102.+ parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz-mode) before the SCL line is released.

FIGURE 21-20: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 21-19:	USART SYNCHRONOUS TRANSMISSION REQUIREMENTS
--------------	---

Param. No.	Symbol	Characteristic	Contraction of the second seco	Min	Мах	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)					
			PIC18CXXX	_	40	ns	
			PIC18LCXXX	—	100	ns	
121	Tckrf	Clock out rise time and fatthine	PIC18 C XXX	_	20	ns	
		(Master Mode)	PIC18 LC XXX		50	ns	
122	Tdtrf	Data out rise time and fall time	PIC18 C XXX	_	20	ns	
		Ý	PIC18 LC XXX		50	ns	

FIGURE 21-21: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 21-20: USART SYNCHRONOUS RECEIVE REQUEREMENTS

No.	Characteristic	Min	Мах	Units	Conditions
	SYNC RCV (MASTER & SLAVE)	10			
	Data hold before $CK \downarrow (DT hold time)$	10		ns	
126 TckL2dtl	Data hold after CK (19) hold time)	15		ns	

TABLE 21-21: A/D CONVERTER CHARACTERISTICS:

PIC18CXX2 (INDUSTRIAL, EXTENDED) PIC18LCXX2 (INDUSTRIAL)


Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
A01	NR	Resolution	_		10 TBD	bit bit	$ \begin{array}{l} VREF = VDD \geq 3.0V \\ VREF = VDD < 3.0V \end{array} $
A03	EIL	Integral linearity error	_		<±1 TBD	LSb LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD \geq 3.0V \\ VREF = VDD < 3.0V \end{array}$
A04	Edl	Differential linearity error	_		<±1 TBD	LSb LSb	Vref = Vdd ≥ 3.0V Vref = Vdd < 3.0V
A05	Efs	Full scale error	_		<±1 TBD	LSb LSb	VREF = ¥0D ≥ β.0V VREF = VDD < 3.0V
A06	EOFF	Offset error	_		<±1 TBD	LSb LSb	VREF = VDD ≥ 3.0V VREF = VDD < 3.0V
A10	—	Monotonicity	g	uarantee	ed ⁽³⁾	N	V\$S ≤ VAIN ≤ VREF
A20 A20A	Vref	Reference voltage (VREFH - VREFL)	0V 3V		A	JV	For 10-bit resolution
A21	Vrefh	Reference voltage High	AVss	$\sqrt{+}$	AVDD + 0.3V	V	
A22	Vrefl	Reference voltage Low	AVss - 0.3V	$V \neq /$	AVDD	V	
A25	Vain	Analog input voltage	AVSS - Q. 3V	$(H) \rightarrow (H)$	VREF + 0.3V	V	
A30	ZAIN	Recommended impedance of analog voltage source			10.0	kΩ	
A40	IAD	A/D conversion PIC18CXXX current (VDD) PIC18LCXXX	-	180 90		μΑ μΑ	Average current consumption when A/D is on. (Note 1)
A50	IREF	VREF input current (Note 2)	10	_	1000	μΑ	During VAIN acquisition. Based on differential of VHOLD to VAIN. To charge CHOLD see Section 16.0. During A/D conversion cycle

Note 1: When Å/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module. VREF current is from RA2/AN2/VREF- and RA3/AN3/VREF+ pins or AVDD and AVSS pins, whichever is selected as reference input.

2: $VSS \le VAIN \le VREF$

3: The A/D conversion result either increases or remains constant as the analog input increases.

FIGURE 21-22: A/D CONVERSION TIMING



2: This is a minimal RC delay (typically 100 nS), which also disconnects the holding capacitor from the analog input.

TABLE 21-22: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characte	Min	Max	Units	Conditions	
130	TAD	A/D clock period	PIC18CXXX	1.6	20 ⁽⁵⁾	μs	Tosc based, VREF ≥ 3.0V
			PIC18LCXXX	3.0	20 ⁽⁵⁾	, HS	Tosc based, VREF full range
			PIC18CXXX	2.0	6.0	(µs)	A/D RC Mode
			PIC18LCXXX	3.0	610	us	A/D RC Mode
131	TCNV	Conversion time (not including acquisition	n time) (Note 1)	11	12	TAD	
132	TACQ	Acquisition time (Note 3		10 15	_	μs μs	$\begin{array}{l} -40^{\circ}C \leq Temp \leq 125^{\circ}C \\ 0^{\circ}C \leq Temp \leq 125^{\circ}C \end{array}$
135	Tswc	Switching Time from cor	wert \rightarrow sample	_	Note 4		
136	Тамр	Amplifier settling time (A	lofe 2)	1	_	μs	This may be used if the "new" input voltage has not changed by more than 1LSb (i.e. 5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).

Note 1: ADRES register may be read on the following TCY cycle.

- 2: See the Section 16.0 for minimum conditions, when input voltage has changed more than 1 LSb.
- **3:** The time for the holding capacitor to acquire the "New" input voltage, when the voltage changes full scale after the conversion (AVDD to AVSS, or AVSS to AVDD). The source impedance (*Rs*) on the input channels is 50 Ω .
- **4:** On the next Q4 cycle of the device clock.
- 5: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

NOTES:

22.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and Tables not available at this time.

NOTES:

23.0 PACKAGING INFORMATION


23.1 Package Marking Information

Not available at time of printing. Will be made available after definition of QS9000 compliant standard

23.2 Package Details

The following sections give the technical details of the packages.

Package Type:	28-Lead Skinny Plastic Dual In-line (SF	P) – 300 mil
---------------	---	--------------




Units			INCHES*		М	ILLIMETERS	6
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		28			28	
Pitch	р		0.100			2.54	
Lower Lead Width	В	0.016	0.019	0.022	0.41	0.48	0.56
Upper Lead Width	B1 [†]	0.040	0.053	0.065	1.02	1.33	1.65
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.008	0.010	0.012	0.20	0.25	0.30
Top to Seating Plane	А	0.140	0.150	0.160	3.56	3.81	4.06
Top of Lead to Seating Plane	A1	0.070	0.090	0.110	1.78	2.29	2.79
Base to Seating Plane	A2	0.015	0.020	0.025	0.38	0.51	0.64
Tip to Seating Plane	L	0.125	0.130	0.135	3.18	3.30	3.43
Package Length	D‡	1.345	1.365	1.385	34.16	34.67	35.18
Molded Package Width	E‡	0.280	0.288	0.295	7.11	7.30	7.49
Radius to Radius Width	E1	0.270	0.283	0.295	6.86	7.18	7.49
Overall Row Spacing	eВ	0.320	0.350	0.380	8.13	8.89	9.65
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter.

 Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

JEDEC equivalent: MO-095 AH




Package Type: 28-Lead Ceramic Dual In-line with Window (JW) – 600 mil

Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.600			15.24	
Number of Pins	n		28			28	
Pitch	р	0.098	0.100	0.102	2.49	2.54	2.59
Lower Lead Width	В	0.016	0.019	0.021	0.41	0.47	0.53
Upper Lead Width	B1	0.050	0.058	0.065	1.27	1.46	1.65
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	с	0.008	0.010	0.012	0.20	0.25	0.30
Top to Seating Plane	А	0.170	0.185	0.200	4.32	4.70	5.08
Top of Lead to Seating Plane	A1	0.110	0.128	0.146	2.78	3.24	3.70
Base to Seating Plane	A2	0.015	0.035	0.055	0.38	0.89	1.40
Tip to Seating Plane	L	0.125	0.138	0.150	3.18	3.49	3.81
Package Length	D	1.430	1.460	1.490	36.32	37.08	37.85
Package Width	E	0.514	0.520	0.526	13.06	13.21	13.36
Radius to Radius Width	E1	0.560	0.580	0.600	14.22	14.73	15.24
Overall Row Spacing	eB	0.610	0.660	0.710	15.49	16.76	18.03
Window Diameter	W	0.270	0.280	0.290	6.86	7.11	7.37

* Controlling Parameter. equivalent: MO-103 AB JEDEC equivalent:

Package Type: 28-Lead Plastic Small Outline (SO) – Wide, 300 mil



Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.050			1.27	
Number of Pins	n		28			28	
Overall Pack. Height	A	0.093	0.099	0.104	2.36	2.50	2.64
Shoulder Height	A1	0.048	0.058	0.068	1.22	1.47	1.73
Standoff	A2	0.004	0.008	0.011	0.10	0.19	0.28
Molded Package Length	D‡	0.700	0.706	0.712	17.78	17.93	18.08
Molded Package Width	E‡	0.292	0.296	0.299	7.42	7.51	7.59
Outside Dimension	E1	0.394	0.407	0.419	10.01	10.33	10.64
Chamfer Distance	Х	0.010	0.020	0.029	0.25	0.50	0.74
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.011	0.016	0.021	0.28	0.41	0.53
Foot Angle	φ	0	4	8	0	4	8
Radius Centerline	L1	0.010	0.015	0.020	0.25	0.38	0.51
Lead Thickness	с	0.009	0.011	0.012	0.23	0.27	0.30
Lower Lead Width	B [†]	0.014	0.017	0.019	0.36	0.42	0.48
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


* Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

JEDEC equivalent: MS-013 AE





 Mold Draft Angle Top
 α

 Mold Draft Angle Bottom
 β

 * Controlling Parameter.

E1

eВ

[†] Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

0.565

0.610

10

10

0.585

0.670

15

15

13.84

16.00

5

5

14.35

15.49

10

10

14.86

17.02

15

15

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

0.545

0.630

5


5

JEDEC equivalent: MS-011 AC

Radius to Radius Width

Overall Row Spacing






Units			INCHES*		Ν	IILLIMETER	S
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.600			15.24	
Number of Pins	n		40			40	
Pitch	р	0.098	0.100	0.102	2.49	2.54	2.59
Lower Lead Width	В	0.016	0.020	0.023	0.41	0.50	0.58
Upper Lead Width	B1	0.050	0.053	0.055	1.27	1.33	1.40
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.008	0.011	0.014	0.20	0.28	0.36
Top to Seating Plane	А	0.190	0.205	0.220	4.83	5.21	5.59
Top of Lead to Seating Plane	A1	0.117	0.135	0.153	2.97	3.43	3.89
Base to Seating Plane	A2	0.015	0.035	0.055	0.38	0.89	1.40
Tip to Seating Plane	L	0.135	0.140	0.145	3.43	3.56	3.68
Package Length	D	2.040	2.050	2.060	51.82	52.07	52.32
Package Width	Е	0.514	0.520	0.526	13.06	13.21	13.36
Radius to Radius Width	E1	0.560	0.580	0.600	14.22	14.73	15.24
Overall Row Spacing	eB	0.610	0.660	0.710	15.49	16.76	18.03
Window Diameter	W	0.340	0.350	0.360	8.64	8.89	9.14

* Controlling Parameter. JEDEC equivalent: MO-103 AC

Package Type: 44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.1 mm Lead Form




Units		INCHES			MILLIMETERS*		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.031			0.80	
Number of Pins	n		44			44	
Pins along Width	n1		11			11	
Overall Pack. Height	А	0.039	0.043	0.047	1.00	1.10	1.20
Shoulder Height	A1	0.015	0.025	0.035	0.38	0.64	0.89
Standoff	A2	0.002	0.004	0.006	0.05	0.10	0.15
Shoulder Radius	R1	0.003	0.003	0.010	0.08	0.08	0.25
Gull Wing Radius	R2	0.003	0.006	0.008	0.08	0.14	0.20
Foot Length	L	0.005	0.010	0.015	0.13	0.25	0.38
Foot Angle	φ	0	3.5	7	0	3.5	7
Radius Centerline	L1	0.003	0.008	0.013	0.08	0.20	0.33
Lead Thickness	с	0.004	0.006	0.008	0.09	0.15	0.20
Lower Lead Width	Β [†]	0.012	0.015	0.018	0.30	0.38	0.45
Outside Tip Length	D1	0.463	0.472	0.482	11.75	12.00	12.25
Outside Tip Width	E1	0.463	0.472	0.482	11.75	12.00	12.25
Molded Pack. Length	D‡	0.390	0.394	0.398	9.90	10.00	10.10
Molded Pack. Width	E‡	0.390	0.394	0.398	9.90	10.00	10.10
Pin 1 Corner Chamfer	Х	0.025	0.035	0.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	12	15	5	12	15

Controlling Parameter.

- [†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."
- [‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

JEDEC equivalent: MS-026 ACB





Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		0.050			1.27	
Overall Pack. Height	А	0.165	0.173	0.180	4.19	4.38	4.57
Shoulder Height	A1	0.095	0.103	0.110	2.41	2.60	2.79
Standoff	A2	0.015	0.023	0.030	0.38	0.57	0.76
Side 1 Chamfer Dim.	A3	0.024	0.029	0.034	0.61	0.74	0.86
Corner Chamfer (1)	CH1	0.040	0.045	0.050	1.02	1.14	1.27
Corner Chamfer (other)	CH2	0.000	0.005	0.010	0.00	0.13	0.25
Overall Pack. Width	E1	0.685	0.690	0.695	17.40	17.53	17.65
Overall Pack. Length	D1	0.685	0.690	0.695	17.40	17.53	17.65
Molded Pack. Width	E‡	0.650	0.653	0.656	16.51	16.59	16.66
Molded Pack. Length	D‡	0.650	0.653	0.656	16.51	16.59	16.66
Footprint Width	E2	0.610	0.620	0.630	15.49	15.75	16.00
Footprint Length	D2	0.610	0.620	0.630	15.49	15.75	16.00
Pins along Width	n1		11			11	
Lead Thickness	С	0.008	0.010	0.012	0.20	0.25	0.30
Upper Lead Width	B1 [†]	0.026	0.029	0.032	0.66	0.74	0.81
Lower Lead Width	В	0.015	0.018	0.021	0.38	0.46	0.53
Upper Lead Length	L	0.050	0.058	0.065	1.27	1.46	1.65
Shoulder Inside Radius	R1	0.003	0.005	0.010	0.08	0.13	0.25
J-Bend Inside Radius	R2	0.015	0.025	0.035	0.38	0.64	0.89
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

^{*} Controlling Parameter.

[†] Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

JEDEC equivalent: MO-047 AC

APPENDIX A: REVISION HISTORY

APPENDIX B: DEVICE DIFFERENCES

Revision A

This is a new data sheet.

The differences between the devices listed in this data sheet are shown in Table 23-1.

TABLE 23-1: Device Differences

Feature	PIC18C242	PIC18C252	PIC18C442	PIC18C452
Program Memory (Bytes)	8K	16K	8K	16K
Data Memory (Bytes)	16K	32K	16K	32K
A/D Channels	5	5	8	8
Parallel Slave Port (PSP)	No	No	Yes	Yes
Package Types	28-pin DIP 28-pin SOIC 28-pin JW	28-pin DIP 28-pin SOIC 28-pin JW	40-pin DIP 40-pin PLCC 40-pin TQFP 40-pin JW	40-pin DIP 40-pin PLCC 40-pin TQFP 40-pin JW

APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous version of a device to the ones listed in this data sheet. Typically these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

Not Applicable

APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18CXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

APPENDIX E: MIGRATION FROM MIDRANGE TO ENHANCED DEVICES

This section discusses how to migrate from a Midrange device (i.e., PIC16CXXX) to an Enhanced device (i.e., PIC18CXXX).

The following are the list of modifications over the PIC16CXXX microcontroller family:

Not Currently Available

APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

This section discusses how to migrate from a High-end device (i.e., PIC17CXXX) to an Enhance MCU device (i.e., PIC18CXXX).

The following are the list of modifications over the PIC17CXXX microcontroller family:

Not Currently Available

NOTES:

INDEX

Α
A/D
A/D Converter Flag (ADIF Bit)169
A/D Converter Interrupt, Configuring
ADCON0 Register
ADCON1 Register
ADRES Register
Analog Port Pins
Analog Port Pins, Configuring171
Block Diagram169
Block Diagram, Analog Input Model170
Configuring the Module170
Conversion Clock (TAD)171
Conversion Status (GO/DONE Bit)169
Conversions172
Converter Characteristics
converter characteristics249
Effects of a Reset 179
Operation During Sleep179
Sampling Requirements170
Special Event Trigger (CCP) 112, 172
Timing Diagram271
Absolute Maximum Ratings
ADCON0 Register
GO/DONE Bit
ADCON1 Register
ADDLW
ADDWF
ADDWFC
ADRES Register
AKS
Analog-to-Digital Converter. See A/D
ANDLW
ANDWF
Assembler
MPASM Assembler
D
В
Baud Rate Generator
BCF
BF139
Block Diagrams
Baud Rate Generator136
SSP (SPI Mode) 121
Timer1106
BRG136
Brown-out Reset (BOR)24, 181
Timing Diagram256
BSF 199, 200, 201, 202, 203, 205, 206, 221
BTFSC
BTFSS204
BTG
Bus Collision During a RESTART Condition148
Bus Collision During a Start Condition
Bus Collision During a Stop Condition149

С

С	. 54
CALL	206
Capture (CCP Module)	111
Block Diagram	111
CCP Pin Configuration	111
CCPR1H:CCPR1L Registers	111
Changing Between Capture Prescalers	111

Software Interrupt	
Timer1 Mode Selection	111
Capture/Compare/PWM (CCP)	109
CCP1	110
CCPR1H Register	110
CCPR1L Register	110
CCP2	110
CCPR2H Register	110
CCPR2L Register	110
Interaction of Two CCP Modules	110
Timer Resources	
Timing Diagram	258
Clocking Scheme	37
CLRF	225
CLRWDT	207
Code Examples	
Loading the SSPBUF register	122
Code Protection	189
COMF	208
Compare (CCP Module)	112
Block Diagram	
CCP Pin Configuration	
CCPR1H:CCPR1L Registers	112
Software Interrupt	112
Special Event Trigger 99, 107, 112,	172
Timer1 Mode Selection	112
Configuration Bits	181
Conversion Considerations	
CPFSEQ	208
CPFSGT	
CPFSLT	209

D

Data Memory	40
General Purpose Registers	40
Special Function Registers	
DAW	210
DC	
DC Characteristics	243, 244, 247, 248
DECF	210
DECFSNZ	211
DECFSZ	211
Development Support	235
Device Differences	285
Direct Addressing	49
-	

Ε

Electrical Characteristics	. 241
Errata	4

F

Firmware Instructions	191
FS0	54
FS1	54
FS2	54
FS3	54

G

-	
General Call Address Sequence	133
General Call Address Support	133
GOTO	212
I	
I/O Ports	
I ² C (SSP Module)	
ACK Pulse	129, 130
Addressing	129

Block Diagram Read/Write Bit Information (R/W Bit) Reception	128
· · · · ·	
· · · · ·	129. 130
Serial Clock (RC3/SCK/SCL)	
Slave Mode	
Timing Diagram, Data	
Timing Diagram, Start/Stop Bits	
Transmission	
I ² C Master Mode Reception	
I ² C Master Mode Restart Condition	138
I ² C Module	
Acknowledge Sequence timing	
Baud Rate Generator	
BRG Block Diagram	
BRG Reset due to SDA Collision	147
BRG Timing	136
Bus Collision	
Acknowledge	145
-	
Restart Condition	
Restart Condition Timing (Case1)	148
Restart Condition Timing (Case2)	
Start Condition	
Start Condition Timing	
Stop Condition	
Stop Condition Timing (Case1)	149
Stop Condition Timing (Case2)	
Transmit Timing	
Bus Collision timing	
Clock Arbitration	144
Clock Arbitration Timing (Master Transmit)	
General Call Address Support	
Master Mode 7-bit Reception timing	
Master Mode Operation	
Master Mode Start Condition	137
Master Mode Transmission	
Master Mode Transmission	
Master Mode Transmit Sequence	135
Master Mode Transmit Sequence Multi-master Mode	135 145
Master Mode Transmit Sequence	135 145
Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing	135 145 138
Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing	
Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing	
Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception	
Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission	
Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception	
Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations	
Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF	
Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSNZ	
Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSNZ INCFSZ	
Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSNZ	
Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP)	
Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing	
Master Mode Transmit Sequence Multi-master Mode	
Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSNZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Set ADDLW ADDWF ADDWF ADDWF BCF BSF	
Master Mode Transmit Sequence Multi-master Mode	
Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSNZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Set ADDLW ADDWF ADDWF ADDWF BCF BSF	
Master Mode Transmit Sequence Multi-master Mode	
Master Mode Transmit Sequence Multi-master Mode	
Master Mode Transmit Sequence Multi-master Mode	

COMF
CPFSEQ
CPFSGT
CPFSLT
DAW
DAW
DECFSNZ
DECFSZ
GOTO
INCF
INCFSNZ213
INCFSZ
IORLW
IORWF
MOVFP
MOVLB
MOVLR
MOVLW
MOVWF
MULLW
MULWF
NEGW
NOP
RETFIE 221, 222
RETLW
RETURN
RLCF
RLNCF
RRCF
RRNCF
SLEEP
SUBLW
SUBWF
, , , -
SUBWFB
SWAPF
TABLRD
TABLWT
TSTFSZ
XORLW
XORWF
Summary Table 194
INTCON Register
RBIF Bit
Interrupt Sources
A/D Conversion Complete
Capture Complete (CCP)
Compare Complete (CCP) 112
Interrupt on Change (RB7:RB4)
RB0/INT Pin, External75
SSP Receive/Transmit Complete 117
TMR0 Overflow95
TMR1 Overflow
TMR2 to PR2 Match 103
TMR2 to PR2 Match (PWM) 102, 115
USART Receive/Transmit Complete
Interrupts, Enable Bits
CCP1 Enable (CCP1IE Bit)
Interrupts, Flag Bits
A/D Converter Flag (ADIF Bit)
CCP1 Flag (CCP1IF Bit)
Interrupt on Change (RB7:RB4) Flag (RBIF Bit) 80
IORLW
IORWF
К
KeeLoq® Evaluation and Programming Tools
REELOUW EVALUATION AND FIOURAMMIND TOOLS

=

Μ

Memory Organization
Data Memory40
Program Memory33
MOVFP
MOVLB
MOVLR
MOVLW
MOVWF
MPLAB Integrated Development Environment Software . 235
MULLW
Multi-Master Mode145
Multiply Examples
16 x 16 Routine
16 x 16 Signed Routine63
8 x 8 Routine
8 x 8 Signed Routine62
MULWF

Ν

NEGW	210
NEGW	. 210
NOP	. 219

0

OPCODE Field Descriptions	
OPTION_REG Register	51
PS2:PS0 Bits	
PSA Bit	
T0CS Bit	
T0SE Bit	
OSCCON	
OSCCON Register	
Oscillator Configuration	15, 181
HS	
LP	
RC	
ХТ	
Oscillator, Timer1	
Oscillator, WDT	
OV	

Ρ

Packaging
Parallel Slave Port (PSP) 85, 90
Block Diagram90
RE0/RD/AN5 Pin
RE1/WR/AN6 Pin
RE2/CS/AN7 Pin
Read Waveforms91
Select (PSPMODE Bit)85, 90
Timing Diagram259
Write Waveforms90
PICDEM-1 Low-Cost PICmicro Demo Board
PICDEM-2 Low-Cost PIC16CXX Demo Board237
PICDEM-3 Low-Cost PIC16CXXX Demo Board237
PICSTART® Plus Entry Level Development System 237
Pin Functions
MCLR/Vpp8, 11
OSC1/CLKIN
OSC2/CLKOUT
RA0/AN0
RA1/AN18, 11
RA2/AN2
RA3/AN3/Vref8, 11
RA4/T0CKI
RA5/AN4/SS8, 11

RB0/INT	0 12
RB1	,
RB2	- /
RB3	,
RB4	9, 12
RB5	
RB6	
RB7	
RC0/T1OSO/T1CKI	10, 13
RC1/T1OSI/CCP2	
RC2/CCP1	
RC3/SCK/SCL	- / -
RC4/SDI/SDA	,
	,
RC5/SDO	-, -
RC6/TX/CK	-, -
RC7/RX/DT	,
RD0/PSP0	14
RD1/PSP1	14
RD2/PSP2	14
RD3/PSP3	
RD4/PSP4	14
RD5/PSP5	
RD6/PSP6	
RD7/PSP7	
RE0/ <u>RD</u> /AN5	
RE1/WR/AN6	
RE2/CS/AN7	14
Vdd	10, 14
Vss	10, 14
Pointer, FSR	
PORTA	
Initialization	77
PORTA Register	
	70
RA3:RA0 and RA5 Port Pins	
RA4/T0CKI Pin	
RA4/T0CKI Pin	
RA4/T0CKI Pin TRISA Register	
RA4/T0CKI Pin TRISA Register PORTB Initialization	
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register	
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External	
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins	
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi	
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins	
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register	
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC	78 77 80 80 75 80 t) 80 80 80 80
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram	78 77 80 80 75 80 t) 80 80 80 80 80 80 80 83
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC	78 77 80 80 75 80 t) 80 80 80 80 80 80 80 83
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram	78 77 80 80 75 80 t) 80 80 80 80 80 80 80 83 83, 85, 87
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization	78 77 80 80 75 80 t) 80 80 80 80 80 80 80 80 83 83, 85, 87 83
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin	78 77 80 80 75 80 t) 80 t) 80 80 80 80 80 80 83 83, 85, 87 83 130
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin	78 77 80 80 75 80 t) 80 t) 80 80 80 80 80 83 83, 85, 87 83 130 153
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register	78 77 80 80 75 80 10 80 80 80 80 80 80 80 83 83, 85, 87 83 83, 85, 87 83 83 83, 83, 85, 87 83 83 83, 151
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD	78 77 80 80 75 80 t) 80 80 80 80 80 83 83, 85, 87 83 130 153 83, 151 90
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Block Diagram	78 77 80 80 75 80 t) 80 80 80 80 80 80 80 80 80 80 80 80 80 8
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Block Diagram PORTD Block Diagram Parallel Slave Port (PSP) Function	78 77 80 80 75 80 15 80 15 80 80 80 80 80 80 80 80 83 83, 85, 87 130 153 83, 151 90 85 85
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Block Diagram PORTD Block Diagram PORTD PORTD Register	78 77 80 80 75 80 153 80 130 83, 85, 87 83 130 153 83, 151 90 85 85 85
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Block Diagram PORTD Block Diagram Parallel Slave Port (PSP) Function PORTD Register TRISD Register	78 77 80 80 75 80 153 80 130 83, 85, 87 83 130 153 83, 151 90 85 85 85
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Block Diagram PORTD Block Diagram PORTD Block Diagram PORTD Register PORTD Register TRISD Register PORTE	78 77 80 80 75 80 1) 80 80 80 80 80 83 83, 85, 87 130 153 83, 151 90 85 85 85 85 85
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Block Diagram PORTD Block Diagram Parallel Slave Port (PSP) Function PORTD Register TRISD Register	78 77 80 80 75 80 1) 80 80 80 80 80 83 83, 85, 87 130 153 83, 151 90 85 85 85 85 85
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Block Diagram PORTD Block Diagram PORTD Block Diagram PORTD Register PORTD Register TRISD Register PORTE	78 77 80 80 75 80 1) 80 153 83, 85, 87 83 130 153 83, 151 90 85 85 85 85 85 85 85 85 89, 90
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Block Diagram PORTD Block Diagram PORTD PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register PORTE Analog Port Pins Block Diagram	78 77 80 80 75 80 t) 80 80 80 80 80 83 83, 85, 87 130 153 83, 151 90 85 85 85 85 85 85 85 87 83 83, 151 90 85 85 85 85 85 85 87 87 83 83 83 83 83 83 83 83 83 83 83 83 83
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Block Diagram PORTD Block Diagram PORTD Register PORTD Block Diagram PORTD Register PORTD Register PORTE Analog Port Pins Block Diagram PORTE Analog Port Pins Block Diagram PORTE Register	78 77 80 80 75 80 15 80 15 80 80 80 80 80 80 83 83 83, 85, 87 130 153 83, 151 90 85 85 85 85 85 85 85 85 87 87 87 87
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Block Diagram PORTD Block Diagram PORTD PORTD PORTD Register PORTD Register PORTE Analog Port Pins Block Diagram PORTE Analog Port Pins Block Diagram PORTE PORTE Register PORTE Register PO	78 77 80 80 75 80 10 80 80 80 80 80 80 83 83 83, 85, 87 83 130 153 83, 151 90 85 85 85 85 85 85 85 87 87 87 87 87 87 87 87 85, 90
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Block Diagram PORTD Block Diagram PORTD PORTD Register PORTD Register PORTD Register PORTE Analog Port Pins Block Diagram PORTE Analog Port Pins Block Diagram PORTE Register PORTE PORTE Register PORTE Register PORTE .	78 77 80 80 75 80 15 80 15 80 80 80 80 80 80 83 83 83, 85, 87 130 153 83, 151 90 85 85 85 85 85 85 85 85 85 85 85 87 87 87 87 87 87 87 89, 90 89, 90
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Binder RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Block Diagram PORTD Block Diagram PORTD Block Diagram PORTD Block Diagram PORTD Register PORTD Register PORTE Analog Port Pins Block Diagram PORTE Analog Port Pins Block Diagram PORTE PORTE Register PORTE	78 77 80 80 75 80 15 80 15 80 80 80 80 80 80 83 83 83, 85, 87 130 153 83, 151 90 85 85 85 85 85 85 85 85 85 85 85 85 85
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Bi RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Block Diagram PORTD Block Diagram PORTD Block Diagram PORTD Register PORTD Register PORTD Register PORTE Analog Port Pins Block Diagram PORTE PORTE Register PORTE Register PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE .	78 77 80 77 80 75 80 75 80 75 80 75 80 80 80 80 80 80 81 83 84 85 85 85 85 85 85 86 87 87 87 89 89
RA4/T0CKI Pin TRISA Register PORTB Initialization PORTB Register RB0/INT Pin, External RB3:RB0 Port Pins RB7:RB4 Interrupt on Change Flag (RBIF Binder RB7:RB4 Port Pins TRISB Register PORTC Block Diagram Initialization PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Block Diagram PORTD Block Diagram PORTD Block Diagram PORTD Block Diagram PORTD Register PORTD Register PORTE Analog Port Pins Block Diagram PORTE Analog Port Pins Block Diagram PORTE PORTE Register PORTE	78 77 80 77 80 75 80 75 80 75 80 75 80 80 80 80 80 80 81 83 84 85 85 85 85 85 85 86 87 87 87 89 89

Assignment (PSA Bit)	
Rate Select (PS2:PS0 Bits)	
Switching Between Timer0 and WDT	
Power-on Reset (POR)	
Oscillator Start-up Timer (OST)	
Power-up Timer (PWRT)	
Time-out Sequence	
Time-out Sequence on Power-up	30, 31
Timing Diagram	256
Prescaler, Capture	
Prescaler, Timer0	95
Assignment (PSA Bit)	95
Rate Select (PS2:PS0 Bits)	95
Switching Between Timer0 and WDT	95
Prescaler, Timer1	
Prescaler, Timer2	115
PRO MATE® II Universal Programmer	237
Product Identification System	297
Program Counter	
PCL Register	
PCLATH Register	
Program Memory	
Interrupt Vector	
Reset Vector	
Program Verification	189
Programming, Device Instructions	191
PWM (CCP Module)	114
Block Diagram	114
CCPR1H:CCPR1L Registers	115
Duty Cycle	115
Example Frequencies/Resolutions	116
Output Diagram	114
Period	
Set-Up for PWM Operation	116
TMR2 to PR2 Match1	02, 115
Q	

Q-Clock	 115

R

RCSTA Register	
SPEN Bit	151
Register File	40
Registers	
SSPSTAT	118
T1CON	
Diagram	
Section	
Reset	23, 181
Timing Diagram	
RETFIE	221, 222
RETLW	
RETURN	
Revision History	
RLCF	
RLNCF	224
RRCF	
RRNCF	
S	
SCK	
SDI	121
SDO	121
SEEVAL® Evaluation and Programming System .	

Simplified Block Diagram of On-Chip Reset Circuit
Slave Select Synchronization 125
Slave Select, SS 121
SLEEP
Software Simulator (MPLAB-SIM)
Special Features of the CPU
Special Function Registers
SPI
Master Mode 124
Serial Clock
Serial Data In
Serial Data Out
Slave Select
SPI clock 124
SPI Mode 121
SPI Master/Slave Connection 123
SPI Module
Master/Slave Connection 123
Slave Mode 125
Slave Select Synchronization 125
Slave Synch Timnig 125
Slave Timing with CKE = 0
Slave Timing with CKE = 1
<u>SS</u>
SSP
Block Diagram (SPI Mode)
SPI Mode
SSPBUF 124
SSPCON1 119
SSPCON2 120
SSPSR
SSPSTAT 118
TMR2 Output for Clock Shift 102, 103
SSP Module
SPI Master Mode 124
SPI Master./Slave Connection 123
SPI Slave Mode
SSPCON1
SSPCON2
SSPOV
SSPSTAT
SSPSTAT megister
R/W Bit 129, 130
SUBLW
SUBWF 226, 227, 228
SUBWFB
SWAPF
т
•
TABLRD
TABLWT
Timer Modules
Timer1
Block Diagram 106
Timer0
Clock Source Edge Select (T0SE Bit)
Clock Source Select (T0CS Bit)
Overflow Interrupt

Preliminary

Timing Diagram257 Special Event Trigger (CCP) 99, 107, 112

Timing Diagram257

	TMR1L Register97	7, 105
Time		
	Block Diagram	103
	Postscaler. See Postscaler, Timer2	
	PR2 Register 102	2, 115
	Prescaler. See Prescaler, Timer2	
	SSP Clock Shift 102	2. 103
	TMR2 Register	
	TMR2 to PR2 Match Interrupt 102, 103	3 115
Timi	ing Diagrams	5, 110
	Acknowledge Sequence Timing	142
	Baud Rate Generator with Clock Arbitration	
	BRG Reset Due to SDA Collision	
		147
	Bus Collision	
	Start Condition Timing	
	Bus Collision During a Restart Condition (Case 1)	
	Bus Collision During a Restart Condition (Case2)	
	Bus Collision During a Start Condition (SCL = 0).	
	Bus Collision During a Stop Condition	149
	Bus Collision for Transmit and Acknowledge	145
	I ² C Bus Data	267
	I ² C Master Mode First Start bit timing	
	I ² C Master Mode Reception timing	
	I ² C Master Mode Transmission timing	140
	Master Mode Transmit Clock Arbitration	140
	Repeat Start Condition	
	Slave Synchronization	125
	SPI Mode Timing (Master Mode)SPI Mode	404
	Master Mode Timing Diagram	
	SPI Mode Timing (Slave Mode with $CKE = 0$)	126
	SPI Mode Timing (Slave Mode with CKE = 1)	
	Stop Condition Receive or Transmit	
	Time-out Sequence on Power-up	30, 31
	Time-out Sequence on Power-up	30, 31 158
	Time-out Sequence on Power-up USART Asynchronous Master Transmission USART Asynchronous Reception	30, 31 158 160
	Time-out Sequence on Power-up USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception	30, 31 158 160 164
	Time-out Sequence on Power-up USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission	30, 31 158 160 164 162
	Time-out Sequence on Power-up	30, 31 158 160 164 162 188
Timi	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253
Timi	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253
Timi	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 271 256
Timi	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 271 256
Timi	Time-out Sequence on Power-up USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Ing Diagrams and Specifications A/D Conversion	30, 31 158 160 164 162 188 253 271 256 258
Timi	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 271 256 258 255
Timi	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 255 255 253
Timi	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 255 255 255 255 255
Timi	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 253 255 255 265 264
Timi	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 271 256 255 255 265 264 256
Timi	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 255 255 255 265 264 259
Timi	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 255 255 255 265 265 264 256 259 256
Timi	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 255 255 255 265 265 256 256 256 256 256
Timi	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 255 255 255 265 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 257
Timi	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 255 255 255 255 265 256 256 256 256 256 257 256 257 256 257 256
Timi	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 255 255 255 265 256
	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 255 255 255 255 265 256 256 256 256 257 269) 268 256
	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 271 256 255 265 265 265 265 256 257 269) 268 256 256 257 269) 268 256
TRI	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 255 255 255 255 255 265 256
TRI	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 255 255 255 255 255 265 256
TRI	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 271 256 255 255 265 256 256 256 256 256 256 257 269) 268 256 256 257 269) 268 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 257 269 256 257 269 256 257 269 256 257 259 257 257 257 259 257 257 257 257 256 257 257 256 257
TRI	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 271 256 255 255 265 256 256 256 256 256 256 257 269) 268 256 256 257 269) 268 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 257 269 256 257 269 256 257 269 256 257 259 257 257 257 259 257 257 257 257 256 257 257 256 257
TRIC	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 271 256 255 255 265 256 256 256 256 256 256 257 269) 268 256 256 257 269) 268 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 256 257 269 256 257 269 256 257 269 256 257 269 256 257 259 257 257 257 257 257 259 257 257 256 257 257 256 257
TRIK TST TXS U	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 255 255 255 255 255 255 255 256 257 256 257 256 257 256 257 256 257 256 257
TRIX TST TXS U Univ	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 255 255 255 255 255 255 255 256 257 256 257 256 257 256 257 256 257 256 257
TRIX TST TXS U Univ See	Time-out Sequence on Power-up	30, 31 158 160 164 162 188 253 255 255 255 255 255 255 265 256 256 256 256 256 257 269) 268 256 269) 268 257 269) 258 257 269 257 269 258 255 256 256 256 256 257 256 256 257 256 257 256 257 256 257 256 257 256 255 2

JSART	
Asynchronous Mode	
Master Transmission	

Receive Block Diagram 159
Reception160
Transmit Block Diagram 157
Baud Rate Generator (BRG) 153
Baud Rate Error, Calculating 153
Baud Rate Formula 153
Baud Rates, Asynchronous Mode (BRGH=0) . 155
Baud Rates, Asynchronous Mode (BRGH=1) . 156
Baud Rates, Synchronous Mode 154
High Baud Rate Select (BRGH Bit) 153
Sampling 153
Serial Port Enable (SPEN Bit) 151
Synchronous Master Mode 161
Reception164
Timing Diagram, Synchronous Receive
Timing Diagram, Synchronous Transmission 268
Transmission
Synchronous Slave Mode 165

W

Wake-up from SLEEP 181, 187	7
Timing Diagram 188	3
Watchdog Timer (WDT) 181, 185	
Block Diagram	5
Programming Considerations	5
RC Oscillator 185	5
Time-out Period	5
Timing Diagram 256	5
Waveform for General Call Address Sequence 133	3
WCOL 137, 139, 142	2
WCOL Status Flag 137	,
WWW, On-Line Support	ł
X	

	/	
Z		
Ζ		

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1- 602-786-7302 for the rest of the world.

981103

Trademarks: The Microchip name, logo, PIC, PICmicro, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*-LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager Total Pages Sent
RE:	Reader Response
From	n: Name
	Company
	Address
	City / State / ZIP / Country
	Telephone: () FAX: ()
	ication (optional):
Wou	ld you like a reply?YN
Devi	ce: PIC18CXX2 Literature Number: DS39026B
Que	stions:
1. \	What are the best features of this document?
-	
2. I	How does this document meet your hardware and software development needs?
-	
-	
3. I	Do you find the organization of this data sheet easy to follow? If not, why?
-	
4. \	What additions to the data sheet do you think would enhance the structure and subject?
	······································
_	
5. \	What deletions from the data sheet could be made without affecting the overall usefulness?
-	
-	
6. I	s there any incorrect or misleading information (what and where)?
-	
7. I	How would you improve this document?
-	
8. I	How would you improve our software, systems, and silicon products?

PIC18CXX2 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	- <u>x /xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	 a) PIC18LC452 - I/P 301 = Industrial temp., PDIP package, 4 MHz, Extended VDD limits, QTP pattern #301.
Device	PIC18CXX2 ⁽¹⁾ , PIC18CXX2T ⁽²⁾ ; VDD range 4.2V to 5.5V PIC18LCXX2 ⁽¹⁾ , PIC18LCXX2T ⁽²⁾ ;	 b) PIC18LC242 - I/SO = Industrial temp., SOIC package, Extended VDD limits.
	VDD range 2.5V to 5.5V	 c) PIC18C442 - E/P = Extended temp., PDIP package, 40MHz, normal VDD limits.
Temperature Range	$I = -40^{\circ}C \text{ to}+85 \times C(\text{Industrial})$ $E = -40^{\circ}C \text{ to}+125 \times C(\text{Extended})$	Note1: C = Standard Voltage range
Package	JW = Windowed CERDIP ⁽³⁾ PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny plastic dip	LC = Wide Voltage Range 2: T = in tape and reel - SOIC, PLCC, and TQFP packages only.
	P = PDIP L = PLCC	3: JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	the electrical requirement of each oscillator type (including LC devices).

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-786-7200 Fax: 480-786-7277 Technical Support: 480-786-7627 Web Address: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Microchip Technology Inc. 4570 Westgrove Drive, Suite 160 Addison, TX 75248 Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Microchip Technology Inc. Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253 ASIA/PACIFIC

Hong Kong Microchip Asia Pacific Unit 2101, Tower 2 Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431 Beijing

Microchip Technology, Beijing Unit 915, 6 Chaoyangmen Bei Dajie Dong Erhuan Road, Dongcheng District New China Hong Kong Manhattan Building Beijing 100027 PRC Tel: 86-10-85282100 Fax: 86-10-85282104

India

Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062 Japan Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934 Shanghai Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335

ASIA/PACIFIC (continued)

Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850

Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

United Kingdom Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5858 Fax: 44-118 921-5835 Denmark Microchip Technology Denmark ApS Porgue Rusinger Contro

Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 **France** Arizona Microchip Technology SARL

Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 München, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 **Italy** Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1

20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

11/15/99



Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

All rights reserved. © 1999 Microchip Technology Incorporated. Printed in the USA. 11/99 🧔 Printed on recycled paper

Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No incorposed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies. Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com