



# 28C010T 1 Megabit (128K x 8-Bit) EEPROM





#### **FEATURES:**

- 128k x 8-bit EEPROM
- Rad-Pak® radiation-hardened against natural space radiation
- Total dose hardness:
  - > 100 krad (Si), depending upon space mission
- Excellent Single event effects
  - SEL<sub>TH</sub> > 120 MeV/mg/cm<sup>2</sup>
  - SEU > 90 MeV/mg/cm<sup>2</sup> read mode
  - SEU = 18 MeV/mg/cm<sup>2</sup> write mode
- Package:
  - 32-pin RAD-PAK® flat pack/DIP package
  - JEDEC-approved byte-wide pinout
- High speed:
  - 120, 150, and 200 ns maximum access times available
- High endurance:
  - 10,000 erase/write (in Page Mode),
  - 10 year data retention
- Page write mode:
  - 1 to 128 bytes
- Low power dissipation
  - 20 mW/MHz active (typical)
  - 110 µW standby (maximum)
- · Standard JEDEC package width

#### **DESCRIPTION:**

Maxwell Technologies' 28C010T high-density 1 Megabit (128K x 8-Bit) EEPROM microcircuit features a greater than 100 krad (Si) total dose tolerance, depending upon space mission. The 28C010T is capable of in-system electrical byte and page programmability. It has a 128-byte page programming function to make its erase and write operations faster. It also features data polling and a Ready/Busy signal to indicate the completion of erase and programming operations. In the 28C010T, hardware data protection is provided with the RES pin, in addition to noise protection on the WE signal and write inhibit on power on and off. Software data protection is implemented using the JEDEC optional standard algorithm.

Maxwell Technologies' patented Rad-Pak® packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, Rad-Pak® provides greater than 100 krad(Si) radiation dose tolerance. This product is available with screening up to Class S.

Table 1. 28C010T PINOUT DESCRIPTION

Pin	Symbol	Description
12-5, 27, 26, 23, 25, 4, 28, 3, 31, 2	A0-A16	Address
13, 14, 15, 17, 18, 19, 20, 21	I/O0 - I/O7	Data I/O
24	ŌĒ	Output Enable
22	CE	Chip Enable
29	WE	Write Enable
32	V <sub>CC</sub>	Power Supply
16	V <sub>SS</sub>	Ground
1	RDY/BUSY	Ready/Busy
30	RES	Reset

TABLE 2. 28C010T ABSOLUTE MAXIMUM RATINGS

PARAMETER	Symbol	Min	Түр	Max	Units
Supply Voltage (Relative to V <sub>SS</sub> )	V <sub>CC</sub>	-0.6		+7.0	V
Input Voltage (Relative to V <sub>SS</sub> )	V <sub>IN</sub>	-0.5 <sup>1</sup>		+7.0	V
Package Weight	RP		7.4		Grams
	RT		2.7		
	RD		10.9		
Thermal Impedance (RP and RT Packages)	Флс		2.4		°C/W
Thermal Impedance (DIP Package)	Флс		2.17		°C/W
Operating Temperature Range	T <sub>OPR</sub>	-55		+125	°C
Storage Temperature Range	T <sub>STG</sub>	-65		+150	°C

<sup>1.</sup>  $V_{IN}$  min = -3.0V for pulse width  $\leq$  50ns.

TABLE 3. DELTA LIMITS<sup>1</sup>

Parameter	Variation <sup>2</sup>
I <sub>CC1</sub>	±10%
I <sub>CC2</sub>	±10%
I <sub>CC3A</sub>	±10%
I <sub>CC3B</sub>	±10%

Parameters are measured and recorded as Deltas per MIL-STD-883 for Class S Devices

<sup>2.</sup> Specified in Table 6

TABLE 4. 28C010T RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Units
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
Input Voltage	V <sub>IL</sub>	-0.31	0.8	V
	V <sub>IH</sub>	2.2	V <sub>CC</sub> +0.3	
RES_PIN	V <sub>H</sub>	V <sub>CC</sub> -0.5	V <sub>CC</sub> +1	

<sup>1.</sup>  $V_{IL}$  min = -1.0V for pulse width  $\leq$  50 ns

#### TABLE 5. 28C010T CAPACITANCE

 $(T_A = 25 \, ^{\circ}C, f = 1 \, MHZ)$ 

Parameter	Symbol	Min	Max	Units
Input Capacitance: V <sub>IN</sub> = 0V <sup>1</sup>	C <sub>IN</sub>		6	pF
Output Capacitance: V <sub>OUT</sub> = 0V <sup>1</sup>	C <sub>OUT</sub>		12	pF

1. Guaranteed by design.

#### TABLE 6. 28C010T DC ELECTRICAL CHARACTERISTICS

( $V_{CC}$  = 5V  $\pm$  10%,  $T_A$  = -55 to +125  $^{\circ}C$ , unless otherwise specified)

PARAMETER	TEST CONDITION	Subgroups	Symbol	Min	Max	Units
Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = 5.5V$	1, 2, 3	I <sub>IL</sub>		2 1	μA
Output Leakage Current	$V_{CC} = 5.5V, V_{OUT} = 5.5V/0.4V$	1, 2, 3	I <sub>LO</sub>		2	μA
Standby V <sub>CC</sub> Current	CE = V <sub>CC</sub>	1, 2, 3	I <sub>CC1</sub>		20	μA
	CE = V <sub>IH</sub>		I <sub>CC2</sub>		1	mA
Operating V <sub>CC</sub> Current	$I_{OUT}$ = 0mA, Duty = 100%, Cycle = 1 $\mu$ s at V <sub>CC</sub> = 5.5V	1, 2, 3	I <sub>CC3A</sub>		15	mA
	I <sub>OUT</sub> = 0mA, Duty = 100%, Cycle = 150ns at V <sub>CC</sub> = 5.5V	1, 2, 3	I <sub>CC3B</sub>		50	
Input Voltage		1, 2, 3	V <sub>IL</sub>		0.8	V
			V <sub>IH</sub>	2.2		
RES_PIN			V <sub>H</sub>	V <sub>CC</sub> -0.5		
Output Voltage <sup>2</sup>	I <sub>OL</sub> = 2.1 mA	1, 2, 3	$V_{OL}$		0.4	V
	I <sub>OH</sub> = - 0.4 mA		V <sub>OH</sub>	2.4		
	I <sub>OH</sub> = - 0.1 mA		V <sub>OH</sub>	V <sub>CC</sub> -0.3V		

<sup>1.</sup>  $I_{LI}$  for RES = 100uA max.

2. RDY/ $\overline{\rm BSY}$  is an open drain output. Only  $\rm V_{OL}$  applies to this pin.

Table 7. 28C010T AC Electrical Characteristics for Read Operation <sup>1</sup>  $(V_{CC} = 5V \pm 10\%, T_A = -55 \text{ to } +125 \text{ °C})$ 

PARAMETER	Symbol	Subgroups	Mın	Max	Units
Address Access Time	t <sub>ACC</sub>	9, 10, 11			ns
$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$				400	
-120				120	
-150				150	
-200				200	
Chip Enable Access Time	t <sub>CE</sub>	9, 10, 11			ns
$OE = V_{IL}$ , $WE = V_{IH}$					
-120				120	
-150				150	
-200				200	
Output Enable Access Time	t <sub>OE</sub>	9, 10, 11			ns
$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$					
-120			0	75	
-150			0	75	
-200			0	100	
Output Hold to Address Change	t <sub>OH</sub>	9, 10, 11			ns
$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$					
-120			0		
-150			0		
-200			0		
Output Disable to High-Z 2		9, 10, 11			ns
$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$	t <sub>DF</sub>				
-120			0	50	
-150			0	50	
200			0	60	
$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$					
-120	t <sub>DFR</sub>		0	300	
-150			0	350	
-200			0	450	
RES to Output Delay <sup>3</sup>	t <sub>RR</sub>	9, 10, 11			ns
$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$					
-120				400	
-150				450	
-200				650	

<sup>1.</sup> Test conditions: Input pulse levels - 0.4V to 2.4V; input rise and fall times < 20ns; output load - 1 TTL gate + 100pF (including scope and jig); reference levels for measuring timing - 0.8V/1.8V.

<sup>2.</sup>  $t_{DF}$  and  $t_{DFR}$  are defined as the time at which the output becomes an open circuit and data is no longer driven.

<sup>3.</sup> Guaranteed by design.

# Table 8. 28C010T AC Electrical Characteristics for Page/Byte Erase and Page/Byte Write Operations

 $(V_{CC} = 5V \pm 10\%, T_A = -55 \text{ to } +125 \text{ °C})$ 

Parameter	Symbol	SUBGROUPS	M <sub>IN</sub> <sup>1</sup>	Max	Units
Address Setup Time	t <sub>AS</sub>	9, 10, 11			ns
-120			0		
-150			0		
-200			0		
Chip Enable to Write Setup Time (WE controlled)	t <sub>cs</sub>	9, 10, 11			
-120			0		ns
-150			0		
-200			0		
Write Pulse Width		9, 10, 11			
CE controlled	t <sub>CW</sub>				ns
-120			200		
-150			250		
-200			350		
WE controlled	t <sub>WP</sub>				
-120	VVP		200		
-150			250		
-200			350		
Address Hold Time	+	9, 10, 11			ns
-120	t <sub>AH</sub>	7, 10, 11	150		113
-150			150		
-200			200		
			200		
Data Setup Time	t <sub>DS</sub>	9, 10, 11			ns
-120			75		
-150			100		
-200			150		
Data Hold Time	t <sub>DH</sub>	9, 10, 11			ns
-120			10		
-150			10		
-200			10		
Chip Enable Hold Time (WE controlled)	t <sub>ch</sub>	9, 10, 11			
-120	OH		0		ns
-150			0		
-2000			0		
Write Enable to Write Setup Time (CE controlled)	t <sub>WS</sub>	9, 10, 11			ns
-120	WS		0		
-150			0		
-200			0		
Write Enable Hold Time (CE controlled)	t <sub>wh</sub>	9, 10, 11			ns
-120	, wh		0		
-150			0		
-200			0		
200			0		

# Table 8. 28C010T AC Electrical Characteristics for Page/Byte Erase and Page/Byte Write Operations

 $(V_{CC} = 5V \pm 10\%, T_A = -55 \text{ to } +125 \text{ °C})$ 

Parameter	Symbol	SUBGROUPS	M <sub>IN</sub> 1	Max	Units
Output Enable to Write Setup Time -120 -150 -200	t <sub>OES</sub>	9, 10, 11	0 0 0		ns
Output Enable Hold Time -120 -150 -200	t <sub>OEH</sub>	9, 10, 11	0 0 0		ns
Write Cycle Time <sup>2</sup> -120 -150 -200	t <sub>wc</sub>	9, 10, 11	  	10 10 10	ms
Data Latch Time -120 -150 -200	t <sub>DL</sub>	9, 10, 11	250 300 400	  	ns
Byte Load Window -120 -150 -200	t <sub>BL</sub>	9, 10, 11	100 100 200	  	μs
Byte Load Cycle -120 -150 -200	t <sub>BLC</sub>	9, 10, 11	0.55 0.55 0.95	30 30 30	μs
Time to Device Busy -120 -150 -200	t <sub>DB</sub>	9, 10, 11	100 120 170	 	ns
Write Start Time <sup>3</sup> -120 -150 -200	t <sub>DW</sub>	9, 10, 11	150 150 250	 	ns
RES to Write Setup Time <sup>4</sup> -120 -150 -200	t <sub>RP</sub>	9, 10, 11	100 100 200		μs
V <sub>CC</sub> to RES Setup Time <sup>4</sup> -120 -150 -200	t <sub>RES</sub>	9, 10, 11	1 1 3		μs

<sup>1.</sup> Use this device in a longer cycle than this value.

- 2. t<sub>WC</sub> must be longer than this value unless polling techniques or RDY/BUSY are used. This device automatically completes the internal write operation within this value.
- 3. Next read or write operation can be initiated after  $t_{\text{DW}}$  if polling techniques or RDY/BUSY are used.
- 4. Guaranteed by design.

Table 9. 28C010T Mode Selection <sup>1</sup>

PARAMETER	CE	ŌE	WE	I/O	RES	RDY/BUSY
Read	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	$V_{H}$	High-Z
Standby	V <sub>IH</sub>	Х	Х	High-Z	Х	High-Z
Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>	$V_{H}$	High-Z> V <sub>OL</sub>
Deselect	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High-Z	$V_{H}$	High-Z
Write Inhibit	Х	Х	V <sub>IH</sub>		Х	
	Х	V <sub>IL</sub>	Х		Х	
Data Polling	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out (I/O7)	$V_{H}$	V <sub>OL</sub>
Program	Х	Х	Х	High-Z	V <sub>IL</sub>	High-Z

1. X = Don't care.

FIGURE 1. READ TIMING WAVEFORM




FIGURE 2. BYTE WRITE TIMING WAVEFORM(1) (WE CONTROLLED)




FIGURE 3. BYTE WRITE TIMING WAVEFORM (2) (CE CONTROLLED)




FIGURE 4. PAGE WRITE TIMING WAVEFORM(1) (WE CONTROLLED)




FIGURE 5. PAGE WRITE TIMING WAVEFORM(2) (CE CONTROLLED)





FIGURE 6. DATA POLLING TIMING WAVEFORM







FIGURE 7. SOFTWARE DATA PROTECTION TIMING WAVEFORM(1) (ENABLE S/W PROTECTION)

FIGURE 8. SOFTWARE DATA PROTECTION TIMING WAVEFORM(2) (DISABLE S/W PROTECTION)



#### **EEPROM Application Notes**

This application note describes the programming procedures for the EEPROM modules and with details of various techniques to preserve data protection.

#### **Automatic Page Write**

Page-mode write feature allows 1 to 128 bytes of data to be written into the EEPROM in a single write cycle, and allows the undefined data within 128 bytes to be written corresponding to the undefined address (A0 to A6). Loading the first byte of data, the data load window opens  $30\mu s$  for the second byte. In the same manner each additional byte of data can be loaded within  $30\mu s$ . In case CE and WE are kept high for 100  $\mu s$  after data input, EEPROM enters erase and write mode automatically and only the input data are written into the EEPROM.

#### WE, CE Pin Operation

<u>During a write cycle</u>, addresses are latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$ , and data is latched by the rising edge of  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$ .

#### Data Polling


Data Polling function allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O 7 to indicate that the EEPROM is performing a write operation.

#### RDY/Busy Signal

RDY/Busy signal also allows a comparison operation to determine the status of the EEPROM. The RDY/Busy signal has high <u>impe</u>dance except in write cycle and is lowered to  $V_{OL}$  after the first write signal. At the-end of a write cycle, the RDY/Busy signal changes state to high impedance.

#### **RES** Signal

When  $\overline{\text{RES}}$  is LOW, the EEPROM cannot be read and programmed. Therefore, data can be protected by keeping  $\overline{\text{RES}}$  low when  $V_{CC}$  is switched.  $\overline{\text{RES}}$  should be high during read and programming because it doesn't provide a latch function.




#### **Data Protection**

To protect the data during operation and power on/off, the EEPROM has the internal functions described below.

1. Data Protection against Noise of Control Pins ( $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{WE}$ ) during Operation.


# 28C010T

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake. To prevent this phenomenon, the EEPROM has a noise cancellation function that cuts noise if its width is 20ns or less in programming mode. Be careful not to allow noise of a width of more than 20ns on the control pins.




#### Data Protection at V<sub>CC</sub> on/off

When  $V_{CC}$  is turned on or off, noise on the control pins generated by external circuits, such as CPUs, may turn the EEPROM to programming mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in unprogrammable state during  $V_{CC}$  on/off by using a CPU reset signal to  $\overline{RES}$  pin.



RES should be kept at  $V_{SS}$  level when  $V_{CC}$  is turned on or off. The EEPROM breaks off programming operation when  $\overline{RES}$  become low, programming operation doesn't finish correctly in case that  $\overline{RES}$  falls low during programming operation.  $\overline{RES}$  should be kept high for 10 ms after the last data input.




#### 3. Software Data Protection

## 28C010T

The software data protection function is to prevent unintentional programming caused by noise generated by external circuits. In software data protection mode, 3 bytes of data must be input before write data as follows. These bytes can switch the non-protection mode to the protection mode.

Software data protection mode can be canceled by inputting the following 6 bytes. Then, the EEPROM turns to the non-protection mode and can write data normally. However, when the data is input in the canceling cycle, the data cannot be written.

Address	Data
5555 J	AA ↓
AAAA or 2AAA	55 ↓
5555 ↓	80
5555	AA ↓
AAAA or 2AAA	55 ↓
5555	20




32 PIN DUAL IN-LINE PACKAGE<sup>1</sup>

Symbol	DIMENSION					
<b>3</b> AWROF	Min	Nом	Max			
Α		0.187	0.225			
b	0.016	0.018	0.020			
b2	0.045	0.050	0.065			
С	0.009	0.010	0.012			
D		1.600	1.616			
E	0.510	0.590	0.610			
eA	0.600 BSC					
eA/2		0.300 BSC				
е		0.100 BSC				
L	0.135	0.145	0.155			
Q	0.015	0.037	0.060			
S1	0.005	0.025				
S2	0.005					
N		32	1			

<sup>1.</sup> Standard Product Screening Flow MIL-STD-883, Method 2001, Constant Acceleration: For this package type Constant Acceleration is 3000g's.


Note: All dimensions in inches



28C010T 32-PIN RAD-PAK® FLAT PACKAGE

Symbol	Dimension			
	Min	Nом	Max	
А	0.121	0.134	0.147	
b	0.015	0.017	0.022	
С	0.004	0.005	0.009	
D		0.820	0.830	
E	0.472	0.480	0.488	
E1			0.498	
E2	0.304	0.310		
E3	0.030	0.085		
е	0.050BSC			
L	0.355	0.365	0.375	
Q	0.020	0.035	0.045	
S1	0.005	0.027		
N	32			

Note: All dimensions in inches.



28C010T Rad-Tolerant Flat Package

Symbol	Dimension		
	Min	Nом	Мах
A	0.095	0.109	0.125
b	0.015	0.017	0.022
С	0.004	0.005	0.009
D		0.820	0.830
E	0.472	0.480	0.488
E1			0.498
E2	0.350	0.365	
E3	0.030	0.085	
е	0.050BSC		
L	0.355	0.365	0.375
Q	0.020	0.035	0.045
S1	0.005	0.027	
N	32		

Note: All Dimentions in Inches

28C010T

### 1 Megabit (128K x 8-Bit) EEPROM

#### Important Notice:


These data sheets are created using the chip manufacturers published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information.

Maxwell Technologies' products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies.

Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies' liability shall be limited to replacement of defective parts.

#### **Product Ordering Options**



<sup>&</sup>lt;sup>1)</sup> Standard Product Screening Flow MIL-STD-883, Method 2001, Constant Acceleration :For DIP package type Constant Acceleration is 3000g's.