**EVALUATION KIT** INFORMATION INCLUDED

## 

## **Dual-Output Power-Supply** Controller for Notebook Computers

### **General Description**

The MAX786 is a system-engineered power-supply controller for notebook computers or similar batterypowered equipment. It provides two high-performance step-down (buck) pulse-width modulators (PWMs) for +3.3V and +5V. Other features include dual, low-dropout, micropower linear regulators for CMOS/RTC back-up, and two precision low-batterydetection comparators.


High efficiency (95% at 2A; greater than 80% at loads from 5mA to 3A) is achieved through synchronous rectification and PWM operation at heavy loads, and Idle Mode™ operation at light loads. The MAX786 uses physically small components, thanks to high operating frequencies (300kHz/200kHz) and a new current-mode PWM architecture that allows for output filter capacitors as small as 30µF per ampere of load. Line- and loadtransient responses are terrific, with a high 60kHz unitygain crossover frequency allowing output transients to be corrected within four or five clock cycles. Low system cost is achieved through a high level of integration and the use of low-cost, external N-channel MOSFETs.

Other features include low-noise, fixed-frequency PWM operation at moderate to heavy loads, and a synchronizable oscillator for noise-sensitive applications such as electromagnetic pen-based systems and communicating computers. The MAX786 is a monolithic, BiCMOS IC available in fine-pitch, surface-mount SSOP packages.

## **Applications**

**Notebook Computers** Portable Data Terminals **Communicating Computers** Pen-Entry Systems

## Typical Application Diagram



### **Features**


- ◆ Dual PWM Buck Controllers (+3.3V and +5V)
- **♦** Two Precision Comparators or Level Translators
- ♦ 95% Efficiency
- ♦ 420µA Quiescent Current, 70µA in Standby (linear regulators alive)
- ♦ 25µA Shutdown Current (+5V linear alive)
- ♦ 5.5V to 30V Input Range
- **♦ Small SSOP Package**
- **♦ Fixed Output Voltages:** 
  - 3.3V (standard)
  - 3.45V (High-Speed Pentium™)
  - 3.6V (PowerPC™)

## Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	Vout
MAX786CAI	0°C to +70°C	28 SSOP	3.3V
MAX786RCAI	0°C to +70°C	28 SSOP	3.45V

Ordering Information continued at end of data sheet.

## Pin Configuration



Idle Mode is a trademark of Maxim Integrated Products. Pentium is a trademark of Intel Corp. PowerPC is a trademark of IBM Corp.

MIXIM

Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

V+ to GND	
VL to GND	
BST3, BST5 to GND	0.3V to 36V
LX3 to BST3	7V to 0.3V
LX5 to BST5	7V to 0.3V
Inputs/Outputs to GND	
(D1, D2, SHDN, ON5, REF, SS5, CS5,	
FB5, SYNC, CS3,FB3, SS3, ON3)	
VH to GND	0.3V to 20V
Q1, Q2 to GND	0.3V to $(VH + 0.3V)$
DL3, DL5 to PGND	0.3V to (VL + 0.3V)

DH3 to LX3	0.3V to (BST3 + 0.3V)
DH5 to LX5	0.3V to (BST5 + $0.3V$ )
REF, VL Short to GND	Momentary
REF Current	20mÅ
VL Current	50mA
Continuous Power Dissipation ( $T_A = +7$	70°C)
SSOP (derate 9.52mW/°C above +70	0°C)762mW
Operating Temperature Ranges	
MAX786CAI/MAX786_CAI	0°C to +70°C
MAX786EAI/MAX786_EAI	40°C to +85°C
Lead Temperature (soldering, 10sec).	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

(V+ = 15V, GND = PGND = 0V,  $I_{VL}$  =  $I_{REF}$  = 0mA,  $\overline{SHDN}$  = ON3 = ON5 = 5V, other digital input levels are 0V or +5V,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

PARAMETER	CONDITIONS	CONDITIONS		TYP	MAX	UNITS
3.3V AND 5V STEP-DOWN CO	NTROLLERS		•			
Input Supply Range			5.5		30	V
FB5 Output Voltage	0mV < (CS5-FB5) < 70mV, 6V < V + < 30V (includes load and line regulation)		4.80	5.08	5.20	V
	0 V (000 FP2) 70 V (V V 200V	MAX786	3.17	3.35	3.46	
FB3 Output Voltage	0mV < (CS3-FB3) < 70mV, 6V < V + < 30V (includes load and line regulation)	MAX786R	3.32	3.50	3.60	V
	(includes load and line regulation)	MAX786S	3.46	3.65	3.75	
Load Regulation	Either controller (CSFB_ = 0mV to 70mV)			2.5		%
Line Regulation	Either controller (V+ = 6V to 30V)			0.03		%/V
Current-Limit Voltage	CS3-FB3 or CS5-FB5		80	100	120	mV
SS3/SS5 Source Current				4.0	6.5	μΑ
SS3/SS5 Fault Sink Current			2			mA
INTERNAL REGULATOR AND	REFERENCE		•			
VL Output Voltage	ON5 = ON3 = 0V, 5.5V < V+ < 30V, 0mA < I <sub>L</sub> < 25mA		4.5		5.5	V
VL Fault Lockout Voltage	Falling edge, hysteresis = 1%		3.6		4.2	V
VL/FB5 Switchover Voltage	Rising edge of FB5, hysteresis = 1%		4.2		4.7	V
REF Output Voltage	No external load (Note 1)		3.24		3.36	V
REF Fault Lockout Voltage	Falling edge		2.4		3.2	V
REF Load Regulation	0mA < I <sub>L</sub> < 5mA (Note 2)			30	75	mV
V+ Shutdown Current	SHDN = D1 = D2 = ON3 = ON5 = 0V, V+ =	30V		25	40	μΑ
V+ Standby Current	D1 = D2 = ON3 = ON5 = 0V, V+ = 30V	D1 = D2 = ON3 = ON5 = 0V, V+ = 30V		70	120	μΑ
Quiescent Power Consumption (both PWM controllers on)	D1 = D2 = 0V, FB5 = CS5 = 5.25V, FB3 = CS3 = 3.5V			5.5	8.6	mW
V+ Off Current	FB5 = CS5 = 5.25V, VL switched over to FB5			30	60	μΑ
COMPARATORS	1		1			
D1, D2 Trip Voltage	Falling edge, hysteresis = 1%		1.61		1.69	V
D1, D2 Input Current	D1 = D2 = 0V, 5V				±100	nA

## **ELECTRICAL CHARACTERISTICS (continued)**

(V+ = 15V, GND = PGND = 0V,  $I_{VL}$  =  $I_{REF}$  = 0mA,  $\overline{SHDN}$  = ON3 = ON5 = 5V, other digital input levels are 0V or +5V,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Q1, Q2 Source Current	VH = 15V, V <sub>OUT</sub> = 2.5V	12	20	30	μA
Q1, Q2 Sink Current	VH = 15V, V <sub>OUT</sub> = 2.5V	200	500	1000	μA
Q1, Q2 Output High Voltage	$I_{SOURCE} = 5\mu A$ , VH = 3V	VH -0.5			V
Q1, Q2 Output Low Voltage	$I_{SINK} = 20\mu A$ , VH = 3V			0.4	V
Quiescent VH Current	VH = 18V, D1 = D2 = 5V, no external load		4	10	μA
OSCILLATOR AND INPUTS/OU	JTPUTS	•			
Oscillator Frequency	SYNC = 3.3V	270	300	330	- kHz
Oscillator Frequency	SYNC = 0V, 5V	170	200	230	- KIIZ
SYNC High Pulse Width		200			ns
SYNC Low Pulse Width		200			ns
SYNC Rise/Fall Time	Not tested			200	ns
Oscillator SYNC Range		240		350	kHz
Maximum Duty Cycle	SYNC = 3.3V	89	92		- %
Waximum Duty Cycle	SYNC = 0V or 5V	92	95		
Input Low Voltage	SHDN, ON3, ON5, SYNC			0.8	V
Input High Voltage	SHDN, ON3, ON5	2.4			V
Input rigit voltage	SYNC	VL - 0.5			_ v
Input Current	SHDN, ON3, ON5 V <sub>IN</sub> = 0V, 5V			±1	μΑ
DL3/DL5 Sink/Source Current	$V_{OUT} = 2V$		1		А
DH3/DH5 Sink/Source Current	BST3-LX3 = BST5-LX5 = 4.5V, V <sub>OUT</sub> = 2V		1		А
DL3/DL5 On-Resistance	High or low			7	Ω
DH3/DH5 On-Resistance	High or low, BST3-LX3 = BST5-LX5 = 4.5V			7	Ω


Note 1: Since the reference uses VL as its supply, its V+ line regulation error is insignificant.


Note 2: The main switching outputs track the reference voltage. Loading the reference reduces the main outputs slightly according to the closed-loop gain (AV<sub>CL</sub>) and the reference voltage load-regulation error. AV<sub>CL</sub> for the +3.3V supply is unity gain. AV<sub>CL</sub> for the +5V supply is 1.54.


## Typical Operating Characteristics


(Circuit of Figure 1,  $T_A = +25$ °C, unless otherwise noted.)
























## Typical Operating Characteristics (continued)

(Circuit of Figure 1,  $T_A = +25$ °C, unless otherwise noted.)

### **IDLE MODE WAVEFORMS**




50mV/div

+5V OUTPUT

2V/div


 $200\mu s/div \\ I_{LOAD} = 100mA \\ V_{IN} = 10V$ 

### PULSE-WIDTH MODULATION MODE WAVEFORMS




 $500 ns/div \\ +5V OUTPUT CURRENT = 1A \\ V_{IN} = 16V$ 

#### +5V LOAD-TRANSIENT RESPONSE



### +3.3V LOAD-TRANSIENT RESPONSE




 $200\mu s/\text{div} \\ V_{IN} = 15 V$ 

## Typical Operating Characteristics (continued)


(Circuit of Figure 1,  $T_A = +25$ °C, unless otherwise noted.)

### +5V LINE-TRANSIENT RESPONSE, RISING




 $I_{LOAD} = 2A$ 

### +5V LINE-TRANSIENT RESPONSE, FALLING




 $20\mu s/div$  $I_{LOAD} = 2A$ 

### +3.3V LINE-TRANSIENT RESPONSE, RISING



20µs/div I<sub>LOAD</sub> = 2A

### +3.3V LINE-TRANSIENT RESPONSE, FALLING



 $20\mu s/div$  $I_{LOAD} = 2A$ 

## Pin Description

PIN	NAME	FUNCTION	
1	CS3	Current-sense input for +3.3V; +100mV = current limit level referenced to FB3.	
2	SS3	Soft-start input for +3.3V. Ramp time to full current limit is 1ms/nF of capacitance to GND.	
3	ON3	DN/OFF control input disables the +3.3V PWM. Tie directly to VL for automatic start-up.	
4	D1	#1 level-translator/comparator noninverting input, threshold = +1.650V. Controls Q1. Tie to GND if unused.	
5	D2	#2 level-translator/comparator noninverting input (see D1)	
6	VH	External positive supply-voltage input for the level translators/comparators	
7	Q2	#2 level-translator/comparator output. Sources 20 $\mu$ A from VH when D2 is high. Sinks 500 $\mu$ A to GND when D2 is low, even with VH = 0V.	
8	Q1	#1 level translator/comparator output (see Q2)	
9	GND	Low-current analog ground	
10	REF	3.3V reference output. Sources up to 5mA for external loads. Bypass to GND with 1µF/mA of load or 0.22µF minimum.	
11	SYNC	Oscillator control/synchronization input. Connect to VL or GND for 200kHz; connect to REF for 300kHz. For external clock synchronization in the 240kHz to 350kHz range, a high-to-low transition causes a new cycle to start.	
12	SHDN	Shutdown control input, active low. Tie to VL for automatic start-up. The 5V VL supply stays active in shutdown, but all other circuitry is disabled. Do not force SHDN higher than VL + 0.3V.	
13	ON5	ON/OFF control input disables the +5V PWM supply. Tie to VL for automatic start-up.	
14	SS5	Soft-start control input for +5V. Ramp time to full current limit is 1ms/nF of capacitance to GND.	
15	CS5	Current-sense input for +5V; +100mV = current-limit level referenced to FB5.	
16	DH5	Gate-drive output for the +5V high-side MOSFET	
17	LX5	Inductor connection for the +5V supply	
18	BST5	Boost capacitor connection for the +5V supply (0.1µF)	
19	DL5	Gate-drive output for the +5V low-side MOSFET	
20	PGND	Power ground	
21	FB5	Feedback and current-sense input for the +5V PWM	
22	VL	5V logic supply voltage for internal circuitry. VL is always on and can source 5mA for external loads.	
23	V+	Supply voltage input from battery, 5.5V to 30V	
24	DL3	Gate-drive output for the +3.3V low-side MOSFET	
25	BST3	Boost capacitor connection for the +3.3V supply (0.1µF)	
26	LX3	Inductor connection for the +3.3V supply	
27	DH3	Gate-drive output for the +3.3V high-side MOSFET	
28	FB3	Feedback and current-sense input for the +5V PWM	

### \_Detailed Description

The MAX786 converts a 5.5V to 30V input to four outputs (Figure 1). It produces two high-power, PWM, switch-mode supplies, one at +5V and the other at +3.3V. The two supplies operate at either 300kHz or 200kHz, allowing for small external components. Output current capability depends on external components, and can exceed 6A on each supply. An internal 5V, 5mA supply (VL) and a 3.3V, 5mA reference voltage are also generated via linear regulators, as shown in Figure 2. Fault protection circuitry shuts off the PWMs when the internal supplies lose regulation.

Two precision voltage comparators are also included. Their output stages permit them to be used as level translators for driving external N-channel MOSFETs in load-switching applications, or for more conventional logic signals.

The MAX786 has two close relatives: the MAX782 and the MAX783. The MAX782 and MAX783 each include an extra flyback winding regulator and linear regulators for dual, +12V/programmable PCMCIA VPP outputs. The MAX782/MAX783 data sheet contains extra applications information on the MAX786 not found in this data sheet.

### +3.3V Switch-Mode Supply

The +3.3V supply is generated by a current-mode, PWM step-down regulator using two N-channel MOSFETs, a rectifier, and an LC output filter (Figure 1). The gate-drive signal to the high-side MOSFET, which must exceed the battery voltage, is provided by a boost circuit that uses a 100nF capacitor connected to BST3.




Figure 1. MAX786 Application Circuit

A synchronous rectifier at LX3 keeps efficiency high by clamping the voltage across the rectifier diode. Maximum current limit is set by an external low-value sense resistor, which prevents excessive inductor current during start-up or under short-circuit conditions.

Programmable soft-start is set by an optional external capacitor; this reduces in-rush surge currents upon start-up and provides adjustable power-up times for power-supply sequencing purposes.




Figure 2. MAX786 Block Diagram

### +5V Switch-Mode Supply

The +5V output is produced by a current-mode, PWM step-down regulator, which is nearly identical to the +3.3V supply. The +5V supply's dropout voltage, as configured in Figure 1, is typically 400mV at 2A. As V+ approaches 5V, the +5V output gracefully falls with V+ until the VL regulator output hits its undervoltage-lockout threshold at 4V. At this point, the +5V supply turns off.

The default frequency for both PWM controllers is 300kHz (with SYNC connected to REF), but 200kHz may be used by connecting SYNC to GND or VL.

### +3.3V and +5V PWM Buck Controllers

The two current-mode PWM controllers are identical except for different preset output voltages (Figure 3). Each PWM is independent except for being synchronized to a master oscillator and sharing a common reference (REF) and logic supply (VL). Each PWM can be turned on and off separately via ON3 and ON5. The PWMs are a direct-summing type, lacking a traditional integrator error amplifier and the phase shift associated with it. They therefore do not require any external feedback compensation components if the filter capacitor ESR guidelines given in the *Design Procedure* are followed.

The main gain block is an open-loop comparator that sums four input signals: an output voltage error signal, current-sense signal, slope-compensation ramp, and precision voltage reference. This direct-summing method approaches the ideal of cycle-by-cycle control of the output voltage. Under heavy loads, the controller operates in full PWM mode. Every pulse from the oscillator sets the output latch and turns on the high-side switch for a period determined by the duty cycle (approximately V<sub>OUT</sub>/V<sub>IN</sub>). As the high-side switch turns off, the synchronous rectifier latch is set and, 60ns later, the low-side switch turns on (and stays on until the beginning of the next clock cycle, in continuous mode, or until the inductor current crosses through zero, in discontinuous mode). Under fault conditions where the inductor current exceeds the 100mV current-limit threshold, the high-side latch is reset and the high-side switch is turned off.

At light loads, the inductor current fails to exceed the 25mV threshold set by the minimum current comparator. When this occurs, the PWM goes into idle mode, skipping most of the oscillator pulses in order to reduce the switching frequency and cut back switching losses. The oscillator is effectively gated off at light loads because the minimum current comparator immediately resets the high-side latch at the beginning of each cycle, unless the FB\_ signal falls below the reference voltage level.

### Soft-Start/SS\_ Inputs

Connecting capacitors to SS3 and SS5 allows gradual build-up of the +3.3V and +5V supplies after ON3 and ON5 are driven high. When ON3 or ON5 is low, the appropriate SS capacitors are discharged to GND. When ON3 or ON5 is driven high, a 4µA constant current source charges these capacitors up to 4V. The resulting ramp voltage on the SS\_ pins linearly increases the current-limit comparator setpoint so as to increase the duty cycle to the external power MOSFETs up to the maximum output. With no SS capacitors, the circuit will reach maximum current limit within 10µs.

Soft-start greatly reduces initial in-rush current peaks and allows start-up time to be programmed externally.

### Synchronous Rectifiers

Synchronous rectification allows for high efficiency by reducing the losses associated with the Schottky rectifiers.

When the external power MOSFET N1 (or N2) turns off, energy stored in the inductor causes its terminal voltage to reverse instantly. Current flows in the loop formed by the inductor, Schottky diode, and load—an action that charges up the filter capacitor. The Schottky diode has a forward voltage of about 0.5V which, although small, represents a significant power loss, degrading efficiency. A synchronous rectifier, N3 (or N4), parallels the diode and is turned on by DL3 (or DL5) shortly after the diode conducts. Since the on resistance (r<sub>DS(ON)</sub>) of the synchronous rectifier is very low, the losses are reduced.

The synchronous rectifier MOSFET is turned off when the inductor current falls to zero.

Cross conduction (or "shoot-through") occurs if the high-side switch turns on at the same time as the synchronous rectifier. The MAX786's internal break-before-make timing ensures that shoot-through does not occur. The Schottky rectifier conducts during the time that neither MOSFET is on, which improves efficiency by preventing the synchronous-rectifier MOSFET's lossy body diode from conducting.

The synchronous rectifier works under all operating conditions, including discontinuous-conduction and idle mode.

### **Boost Gate-Driver Supply**

Gate-drive voltage for the high-side N-channel switch is generated with a flying-capacitor boost circuit as shown in Figure 4. The capacitor is alternately charged from the VL supply via the diode and placed in parallel with the high-side MOSFET's gate-source terminals. On startup, the synchronous rectifier (low-side) MOSFET forces LX\_ to 0V and charges the BST\_ capacitor to 5V. On the

second half-cycle, the PWM turns on the high-side MOSFET by connecting the capacitor to the MOSFET gate by closing an internal switch between BST\_ and DH\_. This provides the necessary enhancement voltage to turn on the high-side switch, an action that "boosts" the 5V gate-drive signal above the battery voltage.

Ringing seen at the high-side MOSFET gates (DH3 and DH5) in discontinuous-conduction mode (light loads) is a natural operating condition caused by the residual energy in the tank circuit formed by the inductor and stray capacitance at the LX\_ nodes. The gate driver negative rail is referred to LX\_, so any ringing there is directly coupled to the gate-drive supply.




Figure 3. PWM Controller Block Diagram

## Modes of Operation PWM Mode

Under heavy loads—over approximately 25% of full load—the +3.3V and +5V supplies operate as continuous-current PWM supplies (see *Typical Operating Characteristics*). The duty cycle (%ON) is approximately:

$$\%ON = V_{OLIT}/V_{IN}$$

Current flows continuously in the inductor: First, it ramps up when the power MOSFET conducts; then, it ramps down during the flyback portion of each cycle as energy is put into the inductor and then discharged into the load. Note that the current flowing into the inductor when it is being charged is also flowing into the load, so the load is continuously receiving current from the inductor. This minimizes output ripple and maximizes inductor use, allowing very small physical and electrical sizes. Output ripple is primarily a function of the filter capacitor (C7 or C6) effective series resistance (ESR) and is typically under 50mV (see the *Design Procedure* section). Output ripple is worst at light load and maximum input voltage.

#### Idle Mode

Under light loads (<25% of full load), efficiency is further enhanced by turning the drive voltage on and off for only a single clock period, skipping most of the clock pulses entirely. Asynchronous switching, seen as "ghosting" on an oscilloscope, is thus a normal operating condition whenever the load current is less than approximately 25% of full load.

At certain input voltage and load conditions, a transition region exists where the controller can pass back and forth from idle mode to PWM mode. In this situation, short bursts of pulses occur that make the current waveform look erratic, but do not materially affect the output ripple. Efficiency remains high.

### **Current Limiting**

The voltage between CS3 (CS5) and FB3 (FB5) is continuously monitored. An external, low-value shunt resistor is connected between these pins, in series with the inductor, allowing the inductor current to be continuously measured throughout the switching cycle. Whenever this voltage exceeds 100mV, the drive voltage to the external high-side MOSFET is cut off. This protects the MOSFET, the load, and the battery in case of short circuits or temporary load surges. The current-limiting resistors R1 and R2 are typically 25m $\Omega$  for 3A load current.

### Oscillator Frequency; SYNC Input

The SYNC input controls the oscillator frequency. Connecting SYNC to GND or to VL selects 200kHz operation; connecting to REF selects 300kHz operation. SYNC

can also be driven with an external 240kHz to 350kHz CMOS/TTL source to synchronize the internal oscillator.

Normally, 300kHz is used to minimize the inductor and filter capacitor sizes, but 200kHz may be necessary for low input voltages (see *Low-Voltage (6-Cell) Operation*).

### **Comparators**

Two noninverting comparators can be used as precision voltage comparators or high-side drivers. The supply for these comparators (VH) is brought out and may be connected to any voltage between +3V and +19V irrespective of V+. The noninverting inputs (D1-D2) are high impedance, and the inverting input is internally connected to a 1.650V reference. Each output (Q1-Q2) sources 20µA from VH when its input is above 1.650V, and sinks 500µA to GND when its input is below 1.650V. The Q1-Q2 outputs can be fixed together in wired-OR configuration since the pull-up current is only 20µA.

Connecting VH to a logic supply (5V or 3V) allows the comparators to be used as low-battery detectors. For driving N-channel power MOSFETs to turn external loads on and off, VH should be 6V to 12V higher than the load voltage. This enables the MOSFETs to be fully turned on and results in low  $r_{DS(ON)}$ .

The comparators are always active when V+ is above +4V, even when VH is 0V. Thus, Q1-Q2 will sink current to GND even when VH is 0V, but they will only source current from VH when VH is above approximately 1.5V.

If Q1 or Q2 is externally pulled above VH, an internal diode conducts, pulling VH a diode drop below the output and powering anything connected to VH. This voltage will also power the other comparator outputs.




Figure 4. Boost Supply for Gate Drivers

**Table 1. Surface-Mount Components** 

(See Figure 1 for Standard Application Circuit.)

COMPONENT	SPECIFICATION	MANUFACTURER	PART NO.
C1, C10	33µF, 35V tantalum capacitors	AVX	TPSE226M035R0100
01, 010	copi , cov tantalam capacitors	Sprague	595D336X0035R
C2	4.7μF, 6V tantalum capacitor	AVX	TAJB475M016
	1.7µ1, ov taritalarii capacitor	Sprague	595D475X0016A
C3	1μF, 20V tantalum capacitor	AVX	TAJA105M025
	This, 200 tantalam capacitor	Sprague	595D105X0020A2B
C4, C5	0.1µF, 16V ceramic capacitors	Murata-Erie	GRM42-6X7R104K50V
C6	330µF, 10V tantalum capacitor	Sprague	595D337X0010R
C7, C12	150µF, 10V tantalum capacitors	Sprague	595D157X0010D
C8, C9	0.01µF, 16V ceramic capacitors	Murata-Erie	GRM42-6X7R103K50V
D2A, D2B	1N4148-type dual diodes	Central Semiconductor	CMPD2836
D1, D3	1N5819 SMT diodes	Nihon	EC10QS04
L1, L2	10μH, 2.65A inductors	Sumida	CDR125-100
N1-N4	N-channel MOSFETs (SO-8)	Siliconix	Si9410DY
R1, R2	$0.025\Omega$ , 1% (SMT) resistors	IRC	LR2010-01-R025-F

### **Table 2. Component Suppliers**

COMPANY	FACTORY FAX [COUNTRY CODE]	USA PHONE
AVX	[1] (803) 626-3123	(803) 946-0690 (800) 282-4975
Central Semiconductor	[1] (516) 435-1824	(516) 435-1110
IRC	[1] (512) 992-3377	(512) 992-7900
Murata-Erie	[1] (814) 238-0490	(814) 237-1431
Nihon	[81] 3-3494-7414	(805) 867-2555
Siliconix	[1] (408) 970-3950	(408) 988-8000
Sprague	[1] (603) 224-1430	(603) 224-1961
Sumida	[81] 3-3607-5144	(847) 956-0666

### Internal VL and REF Supplies

An internal linear regulator produces the 5V used by the internal control circuits. This regulator's output is available on pin VL and can source 5mA for external loads. Bypass VL to GND with 4.7 $\mu$ F. To save power, when the +5V switch-mode supply is above 4.5V, the internal linear regulator is turned off and the high-efficiency +5V switch-mode supply output is connected to VL.

The internal 3.3V bandgap reference (REF) is powered by the internal 5V VL supply. It can furnish up to 5mA. Bypass REF to GND with  $0.22\mu\text{F}$ , plus  $1\mu\text{F/mA}$  of load

current. The main switching outputs track the reference voltage. Loading the reference will reduce the main outputs slightly, according to the reference load-regulation error.

Both the VL and REF outputs remain active, even when the switching regulators are turned off, to supply memory keep-alive power (see *Shutdown Mode* section).

These linear-regulator outputs can be directly connected to the corresponding step-down regulator outputs (i.e., REF to +3.3V, VL to +5V) to keep the main supplies alive in standby mode. However, to ensure start-up, standby load currents must not exceed 5mA on each supply.

### Fault Protection

The +3.3V and +5V PWM supplies and the comparators are disabled when either of two faults is present: VL < +4.0V or REF < +2.8V (85% of its nominal value).

### Design Procedure

Figure 1's schematic and Table 2's component list show values suitable for a 3A, +5V supply and a 3A, +3.3V supply. This circuit operates with input voltages from 6.5V to 30V, and maintains high efficiency with output currents between 5mA and 3A (see the *Typical Operating Characteristics*). This circuit's components may be changed if the design guidelines described in this section are used—but before beginning the design, the following information should be firmly established:

 $V_{IN(MAX)}$ , the maximum input (battery) voltage. This value should include the worst-case conditions under which the power supply is expected to function, such as no-load (standby) operation when a battery charger is connected but no battery is installed.  $V_{IN(MAX)}$  cannot exceed 30V.

 $V_{IN(MIN)}$ , the minimum input (battery) voltage. This value should be taken at the full-load operating current under the lowest battery conditions. If  $V_{IN(MIN)}$  is below about 6.5V, the filter capacitance required to maintain good AC load regulation increases, and the current limit for the  $\pm 5V$  supply has to be increased for the same load level.

### Inductor (L1, L2)

Three inductor parameters are required: the inductance value (L), the peak inductor current ( $I_{LPEAK}$ ), and the coil resistance ( $R_L$ ). The inductance is:

$$L = \frac{(V_{OUT}) (V_{IN(MAX)} - V_{OUT})}{(V_{IN(MAX)}) (f) (I_{OUT}) (LIR)}$$

where:

V<sub>OUT</sub> = output voltage (3.3V or 5V); V<sub>IN(MAX)</sub> = maximum input voltage (V); f = switching frequency, normally 300kHz; I<sub>OUT</sub> = maximum DC load current (A); LIR = ratio of inductor peak-to-peak AC current to average DC load current, typically 0.3.

A higher value of LIR allows smaller inductance, but results in higher losses and higher ripple.

The highest peak inductor current ( $I_{LPEAK}$ ) equals the DC load current ( $I_{OUT}$ ) plus half the peak-to-peak AC inductor current ( $I_{LPP}$ ). The peak-to-peak AC inductor current is typically chosen as 30% of the maximum DC load current, so the peak inductor current is 1.15 times  $I_{OUT}$ .

The peak inductor current at full load is given by:

$$I_{LPEAK} = I_{OUT} + \frac{(V_{OUT}) (V_{IN(MAX)} - V_{OUT})}{(2) (f) (L) (V_{IN(MAX)})}$$

The coil resistance should be as low as possible, preferably in the low milliohms. The coil is effectively in series with the load at all times, so the wire losses alone are approximately:

Power loss = 
$$(I_{OUT}^2)$$
 (R<sub>L</sub>).

In general, select a standard inductor that meets the L,  $I_{LPEAK}$ , and  $R_{L}$  requirements (see Tables 1 and 2). If a standard inductor is unavailable, choose a core with an  $LI^{2}$  parameter greater than (L) ( $I_{LPEAK}^{2}$ ), and use the largest wire that will fit the core.

### Current-Sense Resistors (R1, R2)

The sense resistors must carry the peak current in the inductor, which exceeds the full DC load current. The internal current limiting starts when the voltage across the sense resistors exceeds 100mV nominally, 80mV minimum. Use the minimum value to ensure adequate output current capability: For the +3.3V supply, R1 =  $80mV / (1.15 \times I_{OUT})$ ; for the +5V supply, R2 =  $80mV/(1.15 \times I_{OUT})$ , assuming that LIR = 0.3.

Since the sense resistance values (e.g., R1 =  $25m\Omega$  for  $I_{OUT}$  = 3A) are similar to a few centimeters of narrow traces on a printed circuit board, trace resistance can contribute significant errors. To prevent this, Kelvin connect the CS\_ and FB\_ pins to the sense resistors; i.e., use separate traces not carrying any of the inductor or load current, as shown in Figure 5.

Run these traces parallel at minimum spacing from one another. The wiring layout for these traces is critical for stable, low-ripple outputs (see the *Layout and Grounding* section).

### **MOSFET Switches (N1-N4)**

The four N-channel power MOSFETs are usually identical and must be "logic-level" FETs; that is, they must be fully on (have low  $r_{DS(ON)}$ ) with only 4V gatesource drive voltage. The MOSFET  $r_{DS(ON)}$  should ideally be about twice the value of the sense resistor. MOSFETs with even lower  $r_{DS(ON)}$  have higher gate capacitance, which increases switching time and transition losses.

MOSFETs with low gate-threshold voltage specifications (i.e., maximum  $V_{GS(TH)} = 2V$  rather than 3V) are preferred, especially for high-current (5A) applications.

### Output Filter Capacitors (C6, C7, C12)

The output filter capacitors determine the loop stability and output ripple voltage. To ensure stability, the minimum capacitance and maximum ESR values are:

$$C_F > \frac{V_{REF}}{(V_{OUT}) (R_{CS}) (2) (\pi) (GBWP)}$$

and,

$$\mathsf{ESR}_{\mathsf{CF}} < \frac{(\mathsf{V}_{\mathsf{OUT}}) \, (\mathsf{R}_{\mathsf{CS}})}{\mathsf{V}_{\mathsf{REF}}}$$

where:

 $C_F$  = output filter capacitance (F);  $V_{RFF}$  = reference voltage, 3.3V;

 $V_{OUT} = \text{output voltage, 3.3V or 5V};$ 

 $R_{CS}$  = sense resistor ( $\Omega$ );

GBWP = gain-bandwidth product, 60kHz;  $ESR_{CF}$  = output filter capacitor ESR ( $\Omega$ ).

Be sure to select output capacitors that satisfy **both** the minimum capacitance and maximum ESR requirements. To achieve the low ESR required, it may be appropriate to use a capacitance value 2 or 3 times larger than the calculated minimum.

The output ripple in continuous-current mode is:

 $V_{OUT(RPL)} = I_{LPP(MAX)} \ x \ (ESR_{CF} + 1/(2 \ x \ \pi \ x \ f \ x \ C_F)$  ). In idle-mode, the ripple has a capacitive and resistive component:

$$\begin{split} V_{OUT(RPL)}(C) &= \frac{(4) (10^{-4}) (L)}{(R_{CS}^2) (C_F)} x \\ \left( \frac{1}{V_{OUT}} + \frac{1}{V_{IN} - V_{OUT}} \right) Volts \\ V_{OUT(RPL)}(R) &= \frac{(0.02) (ESR_{CF})}{R_{CS}} Volts \end{split}$$

The total ripple,  $V_{OUT(RPL)}$ , can be approximated as follows:

$$\begin{split} &\text{if} \quad V_{OUT(RPL)}(R) < 0.5 \; V_{OUT(RPL)}(C), \\ &\text{then} \quad V_{OUT(RPL)} = V_{OUT(RPL)}(C), \\ &\text{otherwise,} \quad V_{OUT(RPL)} = 0.5 \; V_{OUT(RPL)}(C) \; + \\ &\quad V_{OUT(RPL)}(R). \end{split}$$

### Diodes D1 and D3

Use 1N5819s or similar Schottky diodes. D1 and D3 conduct only about 3% of the time, so the 1N5819's 1A current rating is conservative. The voltage rating of D1 and D3 must exceed the maximum input supply voltage from the battery. These diodes must be Schottky diodes to prevent the lossy MOSFET body diodes from turning on, and they must be placed physically close to their associated synchronous rectifier MOSFETs.

### Soft-Start Capacitors (C8, C9)

A capacitor connected from GND to either SS pin causes that supply to ramp up slowly. The ramp time to full current limit,  $t_{SS_i}$  is approximately 1ms for every nF of capacitance on SS\_, with a minimum value of 10 $\mu$ s. Typical capacitor values are in the 10nF to 100nF range; a 5V rating is sufficient.

Because this ramp is applied to the current-limit circuit, the actual time for the output voltage to ramp up depends on the load current and output capacitor value. Using Figure 1's circuit with a 2A load and no SS capacitor, full output voltage is reached about 600µs after ON\_ is driven high.

### **Boost Capacitors (C4, C5)**

Capacitors C4 and C5 store the boost voltage and provide the supply for the DH3 and DH5 drivers. Use  $0.1\mu F$  and place each within 10mm of the BST\_ and LX\_ pins.

### Boost Diodes (D1A, D1B)

Use high-speed signal diodes; e.g., 1N4148 or equivalent.

### **Bypass Capacitors**

### Input Filter Capacitors (C1, C10)

Use at least  $3\mu\text{F/W}$  of output power for the input filter capacitors, C1 and C10. They should have less than  $150\text{m}\Omega$  ESR, and should be located no further than 10mm from N1 and N2 to prevent ringing. Connect the negative terminals directly to PGND. Do not exceed the surge current ratings of input bypass capacitors.

### Shutdown Mode

Shutdown (SHDN = low) forces both PWMs off and disables the REF output and both comparators (Q1 = Q2 = 0V). Supply current in shutdown mode is typically 25 $\mu$ A. The VL supply remains active and can source 25mA for external loads. Note that the VL load capability is higher in shutdown and standby modes than when the PWMs are operating (25mA vs. 5mA). Standby mode is achieved by holding ON3 and ON5 low while SHDN is high. This disables both PWMs, but keeps VL, REF, and the precision comparators alive. Supply current in standby mode is typically 70 $\mu$ A.




Figure 5. Kelvin Connections for the Current-Sense Resistors

Table 3. EV Kit Power-Supply Controls (SW1)

SWITCH	NAME	FUNCTION	ON SETTING	OFF SETTING
1	SHDN	Enable shutdown mode	Operate	Shutdown
2	ON3	Enable 3.3V power supply	3.3V ON	3.3V OFF
3	ON5	Enable 5.0V power supply	5V ON	5V OFF
4	SYNC	Oscillator	200kHz	300kHz

Other ways to shut down the MAX786 are suggested in the applications section of the MAX782/MAX783 data sheet.

## \_Applications Information

### Low-Voltage (6-Cell) Operation

The standard application circuit can be configured to accept input voltages from 5.5V to 12V by changing the oscillator frequency to 200kHz and increasing the +5V filter capacitor to 660µF. This allows stable operation at 5V loads up to 2A (the 3.3V side requires no changes and still delivers 3A).




Figure 6. MAX786 EV Kit Schematic

### **EV Kit Information**

The MAX786 evaluation kit (EV kit) embodies the standard application circuit, with some extra pull-up and pull-down resistors needed to set default logic signal levels. The board comes configured to accept battery input voltages between 6.5V and 30V, and provides up to 25W of output power. All functions are con-

trolled by standard CMOS/TTL logic levels or DIP switches. The kit can be reconfigured for lower battery voltages by setting the oscillator to 200kHz and increasing the 5V output filter capacitor value.

The D1 and D2 comparators can be used as precision voltage detectors by installing resistor dividers at each input.




Figure 7. MAX786 EV Kit Top Component Layout and Silk Screen, Top View




Figure 8. MAX786 EV Kit Ground Plane (Layers 2 and 3), Top View




Figure 9. MAX786 EV Kit Top Layer (Layer 1), Top View




Figure 10. MAX786 EV Kit, Bottom Component Layout and Silk Screen, Bottom View





Figure 11. MAX786 EV Kit, Bottom Layer (Layer 4), Top View

## Chip Topography



TRANSISTOR COUNT: 1294 SUBSTRATE CONNECTED TO GND


## \_Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE	Vout
MAX786SCAI	0°C to +70°C	28 SSOP	3.6V
MAX786C/D	0°C to +70°C	Dice*	_
MAX786EAI	-40°C to +85°C	28 SSOP	3.3V
MAX786REAI	-40°C to +85°C	28 SSOP	3.45V
MAX786SEAI	-40°C to +85°C	28 SSOP	3.6V

EV KIT	TEMP. RANGE	<b>BOARD TYPE</b>
MAX786EVKIT-SO	0°C to +70°C	Surface Mount

<sup>\*</sup>Contact factory for dice specifications.

## Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.