Rev 0; 6/04

# DALLAS JULIX JU SEMICONDUCTOR 9-Bit I<sup>2</sup>C Nonvolatile I/O Expander Plus Memory

#### \_ Features


- Programmable Replacement for Mechanical Jumpers and Switches
  - Nine NV Input/Output Pins
  - ♦ 64-Byte NV User Memory (EEPROM)
  - ♦ I<sup>2</sup>C-Compatible Serial Interface
  - Up to 8 Devices Can be Multidropped on the Same I<sup>2</sup>C Bus
  - Open-Drain Outputs with Configurable Pullups
  - Outputs Capable of Sinking 12mA
  - Low Power Consumption
  - ♦ Wide Operating Voltage (2.7V to 5.5V)
  - ♦ Operating Temperature Range: -40°C to +85°C

#### Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DS4520E	-40°C to +85°C	16 TSSOP

Add "/T&R" for tape and reel orders.

### **Pin Configuration**



I<sup>2</sup>C is a trademark of Philips Corp. Purchase of I<sup>2</sup>C components from Maxim Integrated Products, Inc., or one of its sublicensed Associated Companies, conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

## 

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### \_Typical Operating Circuit

**General Description** 

**Applications** 

The DS4520 is a 9-bit nonvolatile (NV) I/O expander with

64 bytes of NV user memory controlled by an I<sup>2</sup>C<sup>TM</sup>-

compatible serial interface. The DS4520 offers users a

digitally programmable alternative to hardware jumpers and mechanical switches that are being used to control

digital logic nodes. Furthermore, the digital state of each pin can be read through the serial interface. Each I/O

pin is independently configurable. The outputs are open

drain with selectable pullups. Each output has the ability to sink up to 12mA. Since the device is NV, it powers up

in the desired state allowing it to control digital logic

inputs immediately on power-up without having to wait

RAM-Based FPGA Bank Switching for

for the host CPU to initiate control.

**Multiple Profiles** 

Network Storage

Telecom Equipment PC Peripherals

Servers

Routers

Selecting Between Boot Flash Setting ASIC Configurations/Profiles

DS4520 0.1µl Vcc 1/0 0 4.7kΩ I/0\_1 FPGA 1/0\_2 FROM SCL SYSTEM 1/0 3 SDA CONTROLLER 1/0\_4 CLOCK GENERATOR A0 1/0\_5 A1 1/0\_6 CPU A2 SPFFD 1/0\_7 SELECT GND 1/0 8

#### **ABSOLUTE MAXIMUM RATINGS**

Voltage on V<sub>CC</sub>, SDA, and SCL Pins

Relative to Ground.....-0.5V to +6.0VVoltage on A0, A1, A2, and I/O\_n [n = 0 to 8] Relative to Ground....-0.5V to (V<sub>CC</sub> + 0.5V) not to exceed +6.0V Operating Temperature Range ......40°C to +85°C EEPROM Programming Temperature Range ......0°C to +70°C Storage Temperature Range .......55°C to +125°C Soldering Temperature ...See IPC/JEDEC J-STD-020A Specification

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **RECOMMENDED DC OPERATING CONDITIONS**

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
Supply Voltage	V <sub>CC</sub>	(Note 1)	+2.7	+5.5	V
Input Logic 1	VIH		0.7 x V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V
Input Logic 0	VIL		-0.3	$0.3 \times V_{CC}$	V

### DC ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = +2.7V to +5.5V; T<sub>A</sub> =  $-40^{\circ}$ C to  $+85^{\circ}$ C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
Standby Current	ISTBY	(Note 2)		2	10	μA	
Input Leakage	١L		-1.0		+1.0	μA	
Input Current each I/O Pin	I <sub>I/O</sub>	$0.4V < V_{I/O} < 0.9V_{CC}$ (Note 3)	-1.0		+1.0	μA	
	Vol sda	3mA sink current	0		0.4	V	
Low-Level Output Voltage (SDA)		6mA sink current	0		0.6	V	
I/O Pin Low-Level Output Voltage	Vol I/O	12mA sink current			0.4	V	
I/O Pin Pullup Resistors	R <sub>PU</sub>		4.0	5.5	7.5	kΩ	
I/O Capacitance	CI/O	(Note 4)			10	pF	
Power-On Reset Voltage	VPOR			1.6		V	



DALLAS /////

#### AC ELECTRICAL CHARACTERISTICS (See Figure 2)

 $(V_{CC} = +2.7V \text{ to } +5.5V; T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Timing referenced to } V_{IL(MAX)} \text{ and } V_{IH(MIN)})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN TYP	P MAX	UNITS
SCL Clock Frequency	fscl	(Note 5)	0	400	kHz
Bus Free Time Between Stop and Start Conditions	t <sub>BUF</sub>		1.3		μs
Hold Time (Repeated) Start Condition	<sup>t</sup> HD:STA		0.6		μs
Low Period of SCL	tLOW		1.3		μs
High Period of SCL	thigh		0.6		μs
Data Hold Time	thd:dat		0	0.9	μs
Data Setup Time	tsu:dat		100		ns
Start Setup time	t <sub>SU:STA</sub>		0.6		μs
SDA and SCL Rise Time	t <sub>R</sub>	(Note 6)	20 + 0.1C <sub>B</sub>	300	ns
SDA and SCL Fall Time	tF	(Note 6)	20 + 0.1C <sub>B</sub>	300	ns
Stop Setup Time	tsu:sto		0.6		μs
SDA and SCL Capacitive Loading	CB	(Note 6)		400	pF
EEPROM Write Time	twR	(Note 7)	10	20	ms

### NONVOLATILE MEMORY CHARACTERISTICS

 $(V_{CC} = +2.7V \text{ to } +5.5V, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
EEPROM Writes		+70°C (Note 4)	50,000			

Note 1: All voltages referenced to ground.

Note 4: Guaranteed by design.

Note 5: Timing shown is for fast-mode (400kHz) operation. This device is also backward compatible with I<sup>2</sup>C standard-mode timing.

Note 6: C<sub>B</sub>—total capacitance of one bus line in picofarads.

**Note 7:** EEPROM write time applies to all the EEPROM memory and SRAM shadowed EEPROM memory when SEE = 0. The EEPROM write time begins after a stop condition occurs.


### 


DS4520


Note 2: ISTBY is specified with SDA = SCL = V<sub>CC</sub>, outputs floating, and inputs connected to V<sub>CC</sub> or GND.

Note 3: The DS4520 does not obstruct the SDA and SCL lines if V<sub>CC</sub> is switched off as long as the voltages applied to these inputs do not violate their minimum and maximum input voltage levels.


**DS4520** 








### **Typical Operating Characteristics**



I/O OUTPUT VOLTAGE vs. supply voltage




DALLAS / / / / /

### Pin Description

**DS4520** 

PIN	NAME	FUNCTION
1	I/O_0	Input/Output 0. Bidirectional I/O pin.
2	I/O_1	Input/Output 1. Bidirectional I/O pin.
3	I/O_2	Input/Output 2. Bidirectional I/O pin.
4	I/O_3	Input/Output 3. Bidirectional I/O pin.
5	I/O_4	Input/Output 4. Bidirectional I/O pin.
6	A0	I <sup>2</sup> C Address Input. Inputs A0, A1, and A2 determine the I <sup>2</sup> C slave address of the device.
7	A1	I <sup>2</sup> C Address Input. Inputs A0, A1, and A2 determine the I <sup>2</sup> C slave address of the device.
8	V <sub>CC</sub>	Power-Supply Voltage
9	SDA	I <sup>2</sup> C Serial Data Open-Drain Input/Output
10	SCL	I <sup>2</sup> C Serial Clock Input
11	A2	I <sup>2</sup> C Address Input. Inputs A0, A1, and A2 determine the I <sup>2</sup> C slave address of the device.
12	I/O_5	Input/Output 5. Bidirectional I/O pin.
13	I/O_6	Input/Output 6. Bidirectional I/O pin.
14	I/O_7	Input/Output 7. Bidirectional I/O pin.
15	I/O_8	Input/Output 8. Bidirectional I/O pin.
16	GND	Ground

### Block Diagram



5

#### **Detailed Description**

The DS4520 contains nine bidirectional, NV, input/output (I/O) pins, and a 64-byte EEPROM user memory. The I/O pins and user memory are accessible through an I<sup>2</sup>C-compatible serial bus.

#### **Programmable NV I/O Pins**

Each programmable I/O pin consists of an input and an open-collector output with a selectable internal pullup resistor. To enable the pullups for each I/O pin, write to the Pullup Enable Registers (F0h and F1h). To pull the output low or place the pulldown transistor into a highimpedance state, write to the I/O Control Registers (F2h and F3h). To read the voltage levels present on the I/O pins, read the I/O Status Registers (F8h and F9h). To determine the status of the output register, read the I/O Control Registers and the Pullup Resistor Registers. The I/O Control Registers and the Pullup Enable Registers are all SRAM shadowed EEPROM registers. It is possible to disable the EEPROM writes of the registers using the SEE bit in the Configuration Register. This reduces the time required to write to the register and increases the amount of times the I/O pins can be adjusted before the EEPROM is worn out.

#### **Memory Map and Memory Types**

The DS4520 memory map is shown in Table 1. Three different types of memory are present in the DS4520: EEPROM, SRAM shadowed EEPROM, and SRAM. Memory locations specified as EEPROM are NV. Writing to these locations results in an EEPROM write cycle for a time specified by tWR in the AC Electrical Characteristics table. Locations specified as SRAM shadowed EEPROM can be configured to operate in one of two modes specified by the SEE bit (the LSB of the Configuration Register, F4h). When the SEE bit = 0(default), the memory location acts like EEPROM. However, when SEE = 1, shadow SRAM is written to instead of the EEPROM. This eliminates both the EEPROM write time, t<sub>RW</sub>, as well as the concern of wearing out the EEPROM. This is ideal for applications that wish to constantly write to the I/Os. Power-up default states can be programmed for the I/Os in EEPROM (with SEE = 0) and then once powered-up, SEE can be written to a 1 so the I/Os can be updated periodically in SRAM. The final type of memory present in the DS4520 is standard SRAM.

#### **Slave Address and Address Pins**

The DS4520's slave address is determined by the state of the A0, A1, and A2 address pins as shown in Figure 1. Address pins connected to GND result in a '0' in the corresponding bit position in the slave address. Conversely, address pins connected to V<sub>CC</sub> result in a '1' in the corresponding bit positions. I<sup>2</sup>C communication is described in detail in a later section.

### \_I<sup>2</sup>C Serial Interface Description

#### **I<sup>2</sup>C Definitions**

The following terminology is commonly used to describe  $I^2C$  data transfers.

**Master Device:** The master device controls the slave devices on the bus. The master device generates SCL clock pulses, start, and stop conditions.

**Slave Devices:** Slave devices send and receive data at the master's request.

**Bus Idle or Not Busy:** Time between stop and start conditions when both SDA and SCL are inactive and in their logic-high states. When the bus is idle it often initiates a low-power mode for slave devices.

**Start Condition:** A start condition is generated by the master to initiate a new data transfer with a slave. Transitioning SDA from high to low while SCL remains high generates a start condition. See the timing diagram for applicable timing.

**Stop Condition:** A stop condition is generated by the master to end a data transfer with a slave. Transitioning SDA from low to high while SCL remains high generates a stop condition. See the timing diagram for applicable timing.

**Repeated Start Condition:** The master can use a repeated start condition at the end of one data transfer to indicate that it immediately initiates a new data transfer following the current one. Repeated starts are commonly used during read operations to identify a specific memory address to begin a data transfer. A repeated start condition is issued identically to a normal start condition. See the timing diagram for applicable timing.

**Bit Write:** Transitions of SDA must occur during the low state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the setup and hold time requirements (see Figure 2). Data is shifted into the device during the rising edge of the SCL.

ADDRESS	TYPE	NAME	FUNCTION	FACTORY DEFAULT
00h to 3Fh	EEPROM	User Memory	64 bytes of general-purpose user EEPROM.	00h
40 to E7h	_	Reserved	Undefined address space for future expansion. Reads and writes to this space have no effect on the device.	_
E8 to EFh	EEPROM	Reserved	—	_
F0h		Pullup Enable 0	Pullup enable for I/O_0 to I/O_7. I/O_0 is the LSB and I/O_7 is the MSB. Set the corresponding bit to enable the pullup; clear the bit to disable the pullup.	00h
F1h		Pullup Enable 1	Pullup enable for I/O_8. I/O_8 is the LSB. Only the LSB is used. Set the LSB bit to enable the pullup on I/O_8; clear the LSB to disable the pullup.	00h
F2h	SRAM Shadowed EEPROM [EEPROM	I/O Control 0	I/O control for I/O_0 to I/O_7. I/O_0 is the LSB and I/O_7 is the MSB. Clearing the corresponding bit of the register pulls the selected I/O pin low; setting the bit places the pulldown transistor into a high-impedance state. When the pulldown is high impedance, the output floats if no pullup/down is connected to the pin.	FFh
F3h	writes are disabled if the SEE bit = 1]	I/O Control 1	I/O control for I/O_8. I/O_8 is the LSB. Only the LSB is used. Clearing the LSB of the register pulls the I/O_8 pin low; setting the LSB places the pulldown transistor into a high-impedance state. When the pulldown is high impedance, the output floats if no pullup/down is connected to the pin.	01h
F4h		Configuration	Configuration register. The LSB is the SEE bit. When set, this bit disables writes to the EEPROM; writing only affects the shadow SRAM. When set to 0, both the EEPROM and the shadow SRAM is written.	00h
F5h to F7h		User Memory	3 bytes of general-purpose user EEPROM.	00h
F8h		I/O Status 0	$I/O$ status for $I/O_0$ to $I/O_7$ . $I/O_0$ is the LSB and $I/O_7$ is the MSB. Writing to this register has no effect. Read this register to determine the state of the $I/O_0$ to $I/O_7$ pins.	
F9h	SRAM	I/O Status 1	I/O status for I/O_8. I/O_8 is the LSB. Only the LSB is used; the other bits could be any value when read. Writing to this register has no effect. Read this register to determine the state of the I/O_8 pin.	
FAh to FFh		SRAM User	6 bytes of general-purpose SRAM.	]

### Table 1. DS4520 Memory Map




Figure 1. DS4520 Slave Address Byte



**DS4520** 

**Bit Read:** At the end a write operation, the master must release the SDA bus line for the proper amount of setup time before the next rising edge of SCL during a bit read (see Figure 2). The device shifts out each bit of data on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse. Remember that the master generates all SCL clock pulses including when it is reading bits from the slave.

Acknowledgement (ACK and NACK): An acknowledgement (ACK) or not acknowledge (NACK) is always the 9th bit transmitted during a byte transfer. The device receiving data (the master during a read or the slave during a write operation) performs an ACK by transmitting a zero during the 9th bit. A device performs a NACK by transmitting a one during the 9th bit. Timing (Figure 2) for the ACK and NACK is identical to all other bit writes. An ACK is the acknowledgement that the device is properly receiving data. A NACK is used to terminate a read sequence or as an indication that the device is not receiving data.


**Byte Write:** A byte write consists of 8 bits of information transferred from the master to the slave (most significant bit first) plus a 1-bit acknowledgement from the slave to the master. The 8 bits transmitted by the master are done according to the bit write definition and the acknowledgement is read using the bit read definition.


**Byte Read:** A byte read is an 8-bit information transfer from the slave to the master plus a 1-bit ACK or NACK from the master to the slave. The 8 bits of information that are transferred (most significant bit first) from the slave to the master are read by the master using the bit read definition above, and the master transmits an ACK using the bit write definition to receive additional data bytes. The master must NACK the last byte read to terminated communication so the slave returns control of SDA to the master.

**Slave Address Byte:** Each slave on the I<sup>2</sup>C bus responds to a slave address byte sent immediately following a start condition. The slave address byte contains the slave address in the most significant 7 bits and the R/W bit in the least significant bit.

The DS4520's slave address is determined by the state of the A0, A1, and A2 address pins as shown in Figure 1. Address pins connected to GND result in a '0' in the corresponding bit position in the slave address. Conversely, address pins connected to V<sub>CC</sub> result in a '1' in the corresponding bit positions.

When the  $R/\overline{W}$  bit is 0 (such as in A0h), the master is indicating it will write data to the slave. If  $R/\overline{W} = 1$ , (A1h in this case), the master is indicating it will read from the slave.





If an incorrect slave address is written, the DS4520 assumes the master is communicating with another I<sup>2</sup>C device and ignores the communication until the next start condition is sent.

**Memory Address:** During an I<sup>2</sup>C write operation, the master must transmit a memory address to identify the memory location where the slave is to store the data. The memory address is always the second byte transmitted during a write operation following the slave address byte.

#### **I<sup>2</sup>C** Communication

Writing a Single Byte to a Slave: The master must generate a start condition, write the slave address byte (R/W = 0), write the memory address, write the byte of data, and generate a stop condition. Remember the master must read the slave's acknowledgement during all byte write operations.

Writing Multiple Bytes to a Slave: To write multiple bytes to a slave, the master generates a start condition, writes the slave address byte (R/W = 0), writes the memory address, writes up to 8 data bytes, and generates a stop condition.

The DS4520 is capable of writing up to 8 bytes (one page or row) with a single write transaction. This is internally controlled by an address counter that allows data to be written to consecutive addresses without transmitting a memory address before each data byte is sent. The address counter limits the write to one 8byte page. Attempts to write to additional pages of memory without sending a stop condition between pages results in the address counter wrapping around to the beginning of the present row. The first row begins at address 00h and subsequent rows begin at multiples of 8 there on (08h, 10h, 18h, 20h, etc).

To prevent address wrapping from occurring, the master must send a stop condition at the end of the page, and then wait for the bus free or EEPROM write time to elapse. Then the master can generate a new start condition, write the slave address byte (R/W = 0), and the first memory address of the next memory row before continuing to write data. Acknowledge Polling: Any time an EEPROM page is written, the DS4520 requires the EEPROM write time  $(t_W)$  after the stop condition to write the contents of the page to EEPROM. During the EEPROM write time, the device does not acknowledge its slave address because it is busy. It is possible to take advantage of this phenomenon by repeatedly addressing the DS4520, which allows communication to continue as soon as the device is ready. The alternative to acknowledge polling is to wait for a maximum period of  $t_W$  to elapse before attempting to access the device.

**EEPROM Write Cycles:** When EEPROM writes occur, the DS4520 writes the whole EEPROM memory page even if only a single byte on a page was modified. Writes that do not modify all 8 bytes on the page are valid and do not corrupt any other bytes on the same page. Because the whole page is written, even bytes on the page that were not modified during the transaction are still subject to a write cycle. The DS4520's EEPROM write cycles are specified in the Nonvolatile Memory Characteristics table. The specification shown is at the worst-case temperature. It is capable of handling approximately 10x that many writes at room temperature.

**Reading a Single Byte from a Slave:** Unlike the write operation that uses the specified memory address byte to define where the data is to be written, the read operation occurs at the present value of the memory address counter. To read a single byte from the slave, the master generates a start condition, writes the slave address byte with R/W = 1, reads the data byte with a NACK to indicate the end of the transfer, and generates a stop condition. However, since requiring the master to keep track of the memory address counter is impractical, the following method should be used to perform reads from a specified memory location.

**Manipulating the Address Counter for Reads:** A dummy write cycle can be used to force the address counter to a particular value. To do this the master generates a start condition, writes the slave address byte  $(R/\overline{W} = 0)$ , writes the memory address where it desires to read, generates a repeated start condition, writes the slave address byte  $(R/\overline{W} = 1)$ , reads data with ACK or NACK as applicable, and generates a stop condition.




Figure 3. I<sup>2</sup>C Communication Examples

**DS4520** 

See Figure 3 for a read example using the repeated start condition to specify the starting memory location.

**Reading Multiple Bytes from a Slave:** The read operation can be used to read multiple bytes with a single transfer. When reading bytes from the slave, the master simply ACKs the data byte if it desires to read another byte before terminating the transaction. After the master reads the last byte it must NACK to indicate the end of the transfer and generates a stop condition.

### **Applications Information**

#### **Power-Supply Decoupling**

Printed USA

To achieve best results, it is highly recommended that a decoupling capacitor is used on the IC power-supply pins. Typical values of decoupling capacitors are  $0.01\mu$ F and  $0.1\mu$ F. Use a high-quality, ceramic, surface-mount capacitor, and mount it as close as possible to the V<sub>CC</sub> and GND pins of the IC to minimize lead inductance.

#### Chip Topology

TRANSISTOR COUNT: 14,398 SUBSTRATE CONNECTED TO GROUND

#### **Package Information**

For the latest package outline information, go to **www.maxim-ic.com/DallasPackInfo**.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

#### \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2004 Maxim Integrated Products

10

**MAXIM** is a registered trademark of Maxim Integrated Products.

DALLAS is a registered trademark of Dallas Semiconductor Corporation.