



DS21448DK

3.3V E1/T1/J1 Line Interface Design Kit Daughter Card

www.maxim-ic.com

GENERAL DESCRIPTION

The DS21448DK is an easy-to-use evaluation board for the DS21448 quad E1/T1/J1 LIU. It is intended to be used as a daughter card with the DK101 motherboard or the DK2000 motherboard. A surface-mounted DS21448 and careful layout of the analog signal traces provide maximum signal integrity to demonstrate the transmit and receive capabilities of the DS21448. The DK101/DK2000 motherboard and Dallas' ChipView software give point-and-click access to configuration and status registers from a Windows®-based PC. On-board LEDs indicate interrupt status and receive-carrier loss for all four ports. The evaluation board provides both RJ45 and BNC connectors for the line-side transmit and receive differential pairs on all four ports.

Each DS21448DK is shipped with a free DK101 motherboard. For complex applications, the DK2000 high-performance demo kit motherboard can be purchased separately.

Windows is a registered trademark of Microsoft Corp.

ORDERING INFORMATION


PART	DESCRIPTION
DS21448DK	DS21448 Design Kit Daughter Card (with included DK101 Motherboard)

FEATURES

- Demonstrates Key Functions of the DS21448 Quad LIU
- Includes Transformers, BNC, and RJ45 Network Connectors and Termination Passives
- Compatible with DK101 and DK2000 Demo Kit Motherboards
- DK101/DK2000 and ChipView Software Provide Point-and-Click Access to the DS21448 Register Set
- Memory-Mapped FPGA Provides Flexible Clock and Signal Routing
- LEDs for Receive-Carrier Loss and Interrupt
- Easy-to-Read Silk-Screen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs

DESIGN KIT CONTENTS

DS21448DK Design Kit Daughter Card
DK101 Demo Kit Motherboard
CD-ROM
ChipView Software
DS21448DK Data Sheet
DS21448 Data Sheet
DK101 Data Sheet
DS21448 Errata Sheet



COMPONENT LIST

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
1	1	3.3V E1/T1/J1 line interface, 0°C to +70°C, 144-pin BGA	Dallas Semiconductor	DS21448
C1, C2, C6, C10, C12, C22, C24	7	0.47 μ F, 25V, 10% ceramic capacitors (1206)	Digi-Key	PCC1891CT-ND
C3–C5, C7, C8, C11, C21, C23, C25, C26	10	0.1 μ F, 16V, 10% ceramic capacitors (0603)	Digi-Key	311-1088-1-ND
C9	1	10 μ F, 16V, 20% tantalum capacitor (B case)	Digi-Key	PCS3106CT-ND
C13–C16	4	0.1 μ F, 25V, 10% ceramic capacitors (1206)	Digi-Key	PCC1883CT-ND
C17–C20	4	1 μ F, 16V, 10% ceramic capacitors (1206)	Digi-Key	PCC1882CT-ND
DS1–DS5	5	LED, red, SMD	Digi-Key	P500CT-ND
J1, J6–J13	9	Connector BNC RA, 5-pin	Kruidand	UCBJR220
J2	1	Connector, 10-pin, dual row, vertical	Digi-Key	S2012-05-ND
J3–J5	—	8-row by 2-column pin strip, 0.1" centers, 0.025" post	NA	Lab Stock
J14	1	RA RJ45, 8-pin, 4-port jack	Molex	43223-8140
J15, J16	2	Socket, SMD, 50-pin, dual row, vertical	Samtec	TFM-125-02-S-D-LC
R1–R16, R37–R41, R54–R57	25	0 Ω , 1/8W, 5% resistors (1206)	Digi-Key	P0.0ETR-ND
R17, R20, R21, R25, R28–R36, R53	14	10k Ω , 1/10W, 1% resistors (0805)	Digi-Key	P10.0KCCT-ND
R18, R19, R22–R24, R26, R27	7	51.1 Ω , 1/10W, 1% resistors (0805)	Digi-Key	P51.1CCT-ND
R42, R43	2	1.0k Ω , 1/10W, 1% resistors (0805)	Digi-Key	P1.00KCCT-ND
R44–R51	8	61.9 Ω , 1/8W, 1% resistors (1206)	Digi-Key	P61.9FCT-ND
T1–T4	4	XFMR, dual, 16-pin SMT	Pulse Engineering	TX1099
U1	1	Xilinx CPLD 72 macrocell, 100-pin TQFP, 3.3V	Avnet	XC95142XL-10TQ100C

BASIC OPERATION

Hardware Configuration

Using the DK101 Processor Board

- Connect the daughter card to the DK101 processor board.
- Supply 3.3V to the banana-plug receptacles marked GND and VCC_3.3V. (The external 5V connector is unused. Additionally, the TIM 5V supply headers are unused.)
- All processor-board DIP switch settings should be in the ON position with the exception of the flash-programming switch, which should be OFF.
- From the Programs menu, launch the host application named ChipView.EXE. Run the ChipView application. If the default installation options were used, click the Start button on the Windows toolbar and select Programs → ChipView → ChipView.

Using the DK2000 Processor Board

- Connect the daughter card to the DK2000 processor board.
- Connect J1 to the power supply that is delivered with the kit. Alternately, a PC power supply can be connected to connector J2.
- From the Programs menu, launch the host application named ChipView.EXE. Run the ChipView application. If the default installation options were used, click the Start button on the Windows toolbar and select Programs → ChipView → ChipView.

General

- Upon power-up, the RCL LEDs are lit, and the INT LED is off.
- After power-up, the RCL LEDs extinguish upon external loopback.
- Due to the dual winding transformer, only the 120 Ω line build-out (LBO) configuration setting is needed to cover both 75 Ω E1 and 120 Ω E1.

Miscellaneous

- Clock frequencies are provided by a register-mapped CPLD, which is on the DS21448 daughter card.
- The definition file for this CPLD is named *DS21448DK02A0_CPLD.def*. See the *CPLD Register Map* definitions.

Quick Setup (Register View)

- The PC loads the program, offering a choice between DEMO MODE, REGISTER VIEW, and TERMINAL MODE. Select Register View.
- The program requests a definition file. Select DS21448DK02A0_CPLD.DEF.
- The Register View Screen appears, showing the register names, acronyms, and values. Note the CPLD def file contains a link such that the def file for the DS21448 is also loaded. Selection among the def files is accomplished using the drop-down box on the right-hand side of the program window.
- From the drop-down box, select the DS21448 def file and configure register CCR3 of ports 1 through 4 with a 90h.
 - The device begins transmitting a pseudo-random bit sequence. Upon external loopback, the RCL LED extinguishes, denoting that the device has found a carrier and has successfully decoded the pseudorandom bit sequence. For more advanced configurations, please refer to the DS21448 data sheet.

ADDRESS MAP

The DK101 daughter card address space begins at 0x81000000.

The DK2000 daughter card address space begins at:

0x30000000 for slot 0

0x40000000 for slot 1

0x50000000 for slot 2

0x60000000 for slot 3

All offsets in the *Daughter Card Address Map* table are relative to the beginning of the Daughter Card address space.

Daughter Card Address Map

OFFSET	DEVICE	FUNCTION
0X0000 to 0X0015	CPLD	Board ID, clock and signal routing
0X2000 to 0X2015	LIU Port 1	Board is populated with either the DS21Q348 or the DS21448. Please see the factory data sheet for details.
0X3000 to 0X3015	LIU Port 2	
0X4000 to 0X4015	LIU Port 3	
0X5000 to 0X5015	LIU Port 4	

Registers in the CPLD can be easily modified using ChipView, a host-based user-interface software with the definition file named DS21448DK02A0_CPLD.DEF. This file is included as part of the design kit documentation download (accessed through the DS21448's quick view data sheet) or the included CD-ROM. The definition file for the LIU is named *DS21448.def*.

CPLD Register Map

OFFSET	REGISTER	TYPE	FUNCTION
0X0000	BID	Read-Only	Board ID
0X0001	—	—	Unused
0X0002	XBIDH	Read-Only	High Nibble Extended Board ID
0X0003	XBIDM	Read-Only	Middle Nibble Extended Board ID
0X0004	XBIDL	Read-Only	Low Nibble Extended Board ID
0X0005	BREV	Read-Only	Board FAB Revision
0X0006	AREV	Read-Only	Board Assembly Revision
0X0007	PREV	Read-Only	PLD Revision
0X0011	MCLK_SRC	Read-Write	MCLK Source Register
0X0012	TCLK1_SRC	Read-Write	TCLK1 Source Register
0X0013	TCLK2_SRC	Read-Write	TCLK2 Source Register
0X0014	TCLK3_SRC	Read-Write	TCLK3 Source Register
0X0015	TCLK4_SRC	Read-Write	TCLK4 Source Register

ID Registers

OFFSET	NAME	FUNCTION
0X0000	BID	Board ID. BID is read-only with a value of 0xD.
0X0002	XBIDH	High Nibble Extended Board ID. XBIDH is read-only with a value of 0x00.
0X0003	XBIDM	Middle Nibble Extended Board ID. XBIDM is read-only with a value of 0x02.
0X0004	XBIDL	Low Nibble Extended Board ID. XBIDL is read-only with a value of 0x00.
0X0005	BREV	Board FAB Revision. BREV is read-only and displays the current fab revision.
0X0006	AREV	Board Assembly Revision. AREV is read-only and displays the assembly revision.
0X0007	PREV	PLD Revision. PREV is read-only and displays the current PLD firmware revision.

Control Registers

The control registers are used set the clock frequency on the MCLK and TCLK pins. Options are 1.544MHz, 2.048MHz, external source (through AUX CLK BNC), and tri-state.

MCLK_SRC: MCLK SOURCE (OFFSET = 0x0011) INITIAL VALUE = 0x1

(MSB) (LSB)

—	—	—	—	HI_Z	EXTOSC	2048MHZ	1544MHZ
---	---	---	---	------	--------	---------	---------

NAME	POSITION	FUNCTION
HI_Z	MCLK_SRC.3	1 = Tri-state MCLK.
EXTOSC	MCLK_SRC.2	1 = Connect MCLK to the external oscillator.
2048MHZ	MCLK_SRC.1	1 = Connect MCLK to the 2.048MHz clock.
1544MHZ	MCLK_SRC.0	1 = Connect MCLK to the 1.544MHz clock.

TCLK1_SRC: TCLK SOURCE (OFFSET = 0x0012) INITIAL VALUE = 0x1

(MSB) (LSB)

—	—	—	—	HI_Z	EXTOSC	2048MHZ	1544MHZ
---	---	---	---	------	--------	---------	---------

NAME	POSITION	FUNCTION
HI_Z	TCLK1_SRC.3	1 = Tri-state TCLK1.
EXTOSC	TCLK1_SRC.2	1 = Connect TCLK1 to the external oscillator.
2048MHZ	TCLK1_SRC.1	1 = Connect TCLK1 to the 2.048MHz clock.
1544MHZ	TCLK1_SRC.0	1 = Connect TCLK1 to the 1.544MHz clock.

TCLK2_SRC: TCLK SOURCE (OFFSET = 0x0013) INITIAL VALUE = 0x1

(MSB) (LSB)

—	—	—	—	HI_Z	EXTOSC	2048MHZ	1544MHZ
---	---	---	---	------	--------	---------	---------

NAME	POSITION	FUNCTION
HI_Z	TCLK2_SRC.3	1 = Tri-state TCLK2.
EXTOSC	TCLK2_SRC.2	1 = Connect TCLK2 to the external oscillator.
2048MHZ	TCLK2_SRC.1	1 = Connect TCLK2 to the 2.048MHz clock.
1544MHZ	TCLK2_SRC.0	1 = Connect TCLK2 to the 1.544MHz clock.

TCLK3_SRC: TCLK SOURCE (OFFSET = 0x0014) INITIAL VALUE = 0x1

(MSB) (LSB)

—	—	—	—	HI_Z	EXTOSC	2048MHZ	1544MHZ
---	---	---	---	------	--------	---------	---------

NAME	POSITION	FUNCTION
HI_Z	TCLK3_SRC.3	1 = Tri-state TCLK3.
EXTOSC	TCLK3_SRC.2	1 = Connect TCLK3 to the external oscillator.
2048MHZ	TCLK3_SRC.1	1 = Connect TCLK3 to the 2.048MHz clock.
1544MHZ	TCLK3_SRC.0	1 = Connect TCLK3 to the 1.544MHz clock.

TCLK4_SRC: TCLK SOURCE (OFFSET = 0x0015) INITIAL VALUE = 0x1

(MSB)							(LSB)
—	—	—	—	HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME	POSITION	FUNCTION
HI_Z	TCLK4_SRC.3	1 = Tri-state TCLK4.
EXTOSC	TCLK4_SRC.2	1 = Connect TCLK4 to the external oscillator.
2048MHZ	TCLK4_SRC.1	1 = Connect TCLK4 to the 2.048MHz clock.
1544MHZ	TCLK4_SRC.0	1 = Connect TCLK4 to the 1.544MHz clock.

DS21448 INFORMATION

For more information about the DS21448, please consult the DS21448 data sheet available on our website, www.maxim-ic.com/telecom.

TECHNICAL SUPPORT

For additional technical support, please email your questions to telecom.support@dalsemi.com.

SCHEMATICS

The D21448DK schematics are featured in the following pages.

Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2003 Maxim Integrated Products • Printed USA

	8	7	6	5	4	3	
D							
	DS21Q348 / DS21448 DESIGN						
	DS21Q348DK02A0						
C							
B	CONTENTS						
	1. COVER PAGE						
	2. DS21Q348						
	3. PROCESSOR INTERFACE						
	4. PROGRAMABLE LOGIC AND PIN BIAS						
	5-8. LINE INTERFACE FOR PORTS 1--4						
	9. DIGITAL INTERFACE FOR PORTS 1--4						
	10. NETLIST CROSS REFERENCE						
	11. PART CROSS REFERENCE						
A							
	8	7	6	5	4	3	
							TITLE: DS21Q348 DESI
							ENGINEER: SWS

DS21Q48 3.3V E1/T1/J1 LINE INTERFACE. 100 PIN MULTI-CHIP MODULE (BGA)

CS1 J3 CS<1>
CS2 D3 CS<2>
CS3 D10 CS<3>
CS4 K10 CS<4>
ALE K2 ALE_AS
RD J2 RD_DS
WR H1 WR_R/W
D_AD0 D5 AD<0>
D_AD1 F3 AD<1>
D_AD2 D4 AD<2>
D_AD3 E3 AD<3>
D_AD4 J9 AD<4>
D_AD5 G11 AD<5>
D_AD6 H10 AD<6>
D_AD7 J10 AD<7>

J5 D2 D3 D4 D5 D6 D7 D8
DVDD<1> DVDD<2> DVDD<3> DVDD<4> DVDD<5> DVDD<6> DVDD<7> DVDD<8>

DS21Q348
CONTROL

TEST K7 TEST
MCLK J6 MCLK
VSM G4 VSM
HRST L9 DS214B_RESET
BIS0 L7 BIS0
BIS1 M8 BIS1
PBTS M12 PBTS
INT K9 INT
A<0> G12 A0
A<1> H12 A1
A<2> H11 A2
A<3> L1 A3
A<4> K1 A4

J1 K3 H9 D9 F4 M4 L10 E9 D1 J4
T<0> T<1> T<2> T<3> T<4> T<5> T<6> T<7> T<8> T<9> T<10> T<11> T<12> T<13> T<14> T<15>


DS21Q348
PORT 1
TP0S1 G1 TP0S T1IP A2
TNEG1 H2 TNEG TRING B3
RPOS1 K4 RPOS M2 TCLK1
RNEG1 G2 RNEG RTIP A1
BPCLK1 H4 BPCLK RRING B2
PBEO1 K5 PBEO RCLK H3 RCLK1
RCL_LOTC L6 RCL1

DS21Q348
PORT 2
TP0S2 F2 TP0S T1IP A5
TNEG2 M1 TNEG TRING B6
RPOS2 E1 RPOS L2 TCLK2
RNEG2 E2 RNEG RTIP A4
BPCLK2 D6 BPCLK RRING B5
PBEO2 G3 PBEO RCLK F1 RCLK2
RCL_LOTC D7 RCL2


DS21Q348
PORT 3
TP0S3 E12 TP0S T1IP A8
TNEG3 D12 TNEG TRING B9
RPOS3 D11 RPOS F12 TCLK3
RNEG3 F11 RNEG RTIP A7
BPCLK3 F10 BPCLK RRING B8
PBEO3 E10 PBEO RCLK E11 RCLK3
RCL_LOTC F9 RCL3


DS21Q348
PORT 4
TP0S4 M11 TP0S T1IP A11
TNEG4 K12 TNEG TRING B12
RPOS4 K11 RPOS L12 TCLK4
RNEG4 M10 RNEG RTIP A10
BPCLK4 L8 BPCLK RRING B11
PBEO4 K8 PBEO RCLK L11 RCLK4
RCL_LOTC J7 RCL4


TITLE:
DS21Q348 DES
ENGINEER:
SWS




TITLE:
DS21Q348 DES
ENGINEER:
SWS











TITLE:
DS21Q348 DESI
ENGINEER: SWS





	8	7	6	5	4	3	
D	*** Signal Cross-Reference for the entire design ***						
	A0	3C5<> 4C4<> 2B4<	TCLK3	4D3<> 9C1<> 2B2<			
	A1	3C5<> 4C4<> 2B4<	TCLK4	4D3<> 9C1<> 2A2<			
	A2	3C5<> 4C4<> 2B4<	TDI	4B8<> 4C8<			
	A3	3C5<> 4C4<> 2B4<	TD0	4B8<> 4C7<			
	A4	2B4<> 3C5<> 4C4<>	TEST	2C4< 4A6<			
	A12	3C3<> 4B4<>	TMS	4B8<> 4C7<			
	A13	3B3<> 4B4<>	TNEG1	9D4<> 2D4< 9D7<			
	A14	3B3<> 4B4<>	TNEG2	9D4<> 2C4< 9C7<			
	A15	3B3<> 4B4<>	TNEG3	9C4<> 2B4< 9C7<			
	ALE	2C8< 4A6<	TNEG4	9C4<> 2A4< 9C7<			
	BIS0	2C4< 4A6<	TP0S1	9D5<> 2D4< 9D8<			
	BIS1	2B4< 4A6<	TP0S2	9D5<> 2C4< 9C8<			
	BPCLK1	2D4< 9C2<>	TP0S3	9C5<> 2B4< 9C8<			
	BPCLK2	2C4< 9C2<>	TP0S4	9C5<> 2A4< 9C8<			
	BPCLK3	2B4< 9B2<>	TRING1	2D1> 5B8<			
	BPCLK4	2A4< 9B2<>	TRING2	2C1> 6B8<			
	CLK1544_T	3B2<> 4D3<>	TRING3	2B1> 7B8<			
	CLK163B4_T	3B3<> 4D4<>	TRING4	2A1> 8B8<			
	CS1	4C4<> 2C8<	TTIP1	2D1> 5B8<			
	CS2	4C4<> 2C8<	TTIP2	2C1> 6B8<			
	CS3	4B4<> 2C8<	TTIP3	2B1> 7B8<			
	CS4	4B4<> 2C8<	TTIP4	2A1> 8B8<			
	CS_T	3B7<> 4B1<>	VSM	2C4< 4A6<			
	DKBRD_RESET	3B6<> 4B1<>	WE_T	3B6<> 4B1<>			
	DS214B_RESET	2C4< 3B5<	WR	4C4<> 2B8<			
	D_AD0	2B8<> 3B6<> 4C1<>					
	D_AD1	2B8<> 3B6<> 4C1<>					
	D_AD2	2B8<> 3B6<> 4C1<>					
	D_AD3	2B8<> 3B6<> 4C1<>					
	D_AD4	2B8<> 3B6<> 4C1<>					
	D_AD5	2B8<> 3B6<> 4C1<>					
	D_AD6	2B8<> 3A6<> 4C1<>					
	D_AD7	2B8<> 3A6<> 4C1<>					
	INT	2B4<> 3A7<> 4A2<> 4A8<					
	MCLK	4D3<> 2C4< 9B3< 9C3<					
	PBE01	2D4> 9D2<>					
	PBE02	2C4< 9C2<>					
	PBE03	2B4> 9B2<>					
	PBE04	2A4> 9B2<>					
	PBT5	2B4< 4A8<					
	PPC_RS1NC	3C7<>					
	PPC_RXCLK	3C7<>					
	PPC_RXD	3C7<>					
	PPC_TS1NC	3B7<>					
	PPC_TXCLK	3C7<>					
	PPC_TXD	3C7<>					
	RCL1	2C2> 4B2<>					
	RCL2	2C2> 4B2<>					
	RCL3	2B2> 4B2<>					
	RCL4	2A2> 4A2<>					
	RCLK1	2D2> 9D2<>					
	RCLK2	2C2> 9D2<>					
	RCLK3	2B2> 9C2<>					
	RCLK4	2A2> 9C2<>					
	RD	4C4<> 2C8<					
	RNEG1	2D4> 9D4<>					
	RNEG2	2C4> 9C4<>					
	RNEG3	2B4> 9C4<>					
	RNEG4	2A4> 9C4<>					
	RP0S1	2D4> 9D5<>					
	RP0S2	2C4> 9C5<>					
	RP0S3	2B4> 9C5<>					
	RP0S4	2A4> 9C5<>					
	RRING1	5B8> 2D1<					
	RRING2	6B8> 2C1<					
	RRING3	7B8> 2B1<					
	RRING4	8B8> 2A1<					
	RTIP1	5B8> 2D1<					
	RTIP2	6B8> 2C1<					
	RTIP3	7B8> 2B1<					
	RTIP4	8B8> 2A1<					
	RWLT	3B6<> 4B1<>					
	TCK	4B8<> 4D8<					
	TCLK1	4D3<> 9D1<> 2D2<					
	TCLK2	4D3<> 9D1<> 2C2<					
C							
B							
A							
	8	7	6	5	4	3	
							TITLE:
							DS21Q348 DESI
							ENGINEER:
							SWS

TITLE: DS21Q348 DESI
ENGINEER: SWS