

DS21354DK T1 Single-Chip Transceiver Design Kit Daughter Card

www.maxim-ic.com

GENERAL DESCRIPTION


The DS21354 design kit is an evaluation board for the DS21354. The DS21354DK is intended to be used as a daughter card with either the DK2000 or the DK101 motherboards. The board is complete with a single-chip transceiver (SCT), transformers, termination resistors, configuration switches, line protection circuitry, network connectors, and an interface to the motherboard.

ORDERING INFORMATION

PART	DESCRIPTION
DS21354DK	DS21354 Design Kit Daughter Card

FEATURES

- Expedites New Designs by Eliminating First-Pass Prototyping
- Interfaces Directly to the DK101 or DK2000 Motherboards
- Demonstrates Key Functions of the DS21354
- High-Level Software Provides Visual Access to Registers
- Software Controlled (Register Mapped)
 Configuration Switches to Facilitate Clock and Signal Routing
- BNC Connections for 75Ω E1
- Bantam and RJ48 Connectors for 120Ω T1
- Multitap Transformer to Facilitate True Impedance Matching for 75Ω and $100\Omega/120\Omega$ Paths
- Network Interface Protection for Overvoltage and Overcurrent Events
- Testpoints and Prototype Area Available for Further Customization



1 of 20 REV: 060303

TABLE OF CONTENTS

COMPONENT LIST	3
BASIC OPERATION	4
HARDWARE CONFIGURATION	4
QUICK SETUP (DEMO MODE)	4
QUICK SETUP (REGISTER VIEW)	4
REGISTER MAP	5
CPLD REGISTER MAP	5
DS21354 INFORMATION	7
DS21354DK INFORMATION	7
TECHNICAL SUPPORT	7
SCHEMATICS	7
LIST OF TABLES	
Table 1. Daughter Card Address Map	5
Table 2 CPLD Register Map	5

COMPONENT LIST

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
C1–C5, C8–C12, C15–C19, C21, C22, C29–C34	23	0.1μF 10%, 16V ceramic capacitors (0603)	Digi-Key	311-1088-1-ND
C7, C36	2	1μF 10%, 16V ceramic capacitors (1206)	Digi-Key	PCC1882CT-ND
C13, C14	2	0.1μF 10%, 16V ceramic capacitors (0805)	Digi-Key	311-1142-1-ND
C23	1	0.1μF 10%, 25V ceramic capacitor (1206)	Digi-Key	PCC1883CT-ND
C24-C27	4	0.22µF, 50V ceramic capacitors	Digi-Key	UNK
C35	1	10μF 20%, 16V tantalum capacitor (B case)	Digi-Key	PCS3106CT-ND
DS1, DS4-DS18	16	LED, green, SMD	Digi-Key	P501CT-ND
DS2, DS3	2	LED, red, SMD	Digi-Key	P500CT-ND
F1–F6	6	250V, 1.25A fuse, SMT	Teccor Electronics	F1250T
J1, J2	2	Male 0.1, SMD, 50-pin, dual-row vertical	Samtec	TSM-125-01-T-DV
J3, J4	2	Bantam connectors	SWK	RTT34B02
J5, J6	2	Connector BNC RA 5-pin	Kruvand	UCBJR220
J7–J9	3	Socket, SMD, 50-pin, dual-row vertical	Samtec	TFM-125-02-S-D- LC
JT10	1	Connector, 10-pin, dual-row vertical	Digi-Key	S2012-05-ND
L1	1	Choke, dual 4-line 24µH, 8-pin SO	Pulse Engineering	PE-65857
R1, R14, R21	3	51.1Ω 1%, 1/8W resistors (1206) Digi-Key		P51.1FCT-ND
R2, R3, R58, R59	4	0Ω 5%, 1/8W resistors (1206)	Digi-Key	P0.0ETR-ND
R4, R5, R60	3	51.1Ω 1%, 1/10W resistors (0805)	Digi-Key	P51.1CCT-ND
R6, R9, R10, R13, R15–R19, R22, R23, R25–R29, R32, R37, R38, R44, R47–R49, R61	24	10kΩ 1%, 1/10W resistors (0805)	Digi-Key	P10.0KCCT-ND
R7, R8, R11, R12, R30, R31, R35, R36, R39–R43, R45, R50–R53	18	330Ω 0.1%, 1/10W MF resistors (0805)	Digi-Key	P330ZCT-ND
R24	1	1.0kΩ 1%, 1/10W resistor (0805)	Digi-Key	P1.00KCCT-ND
R33, R34	2	NOPOP	_	NOPOP
R46	1	4.7kΩ 1%, 1/8W resistor (0805)	Digi-Key	9C08052A4701FK HFT
R54, R55	2	61.9Ω 1%, 1/8W resistors (1206)	Digi-Key	P61.9FCT-ND
R56, R57	2	49.9Ω 1%, 1/8W resistors (1206)	Digi-Key	P49.9FCT-ND
RJ1	1	RJ48 connector	Molex	43223
SW1	1	Switch DPDT slide 6-pin TH	Avnet	SSA22
T1	1	XFMR 16-pin SMT Pulse Enginee		TX1099
U1–U4, U6	5	BBUS switch 10-bit CMOS, 150-mil, 24-pin SO	IDT	IDTQS3R861Q
U5	1	144-pin macrocell CPLD Avnet		XC95144XL- 10TQ100C
U7–U10	4	Quad bus switch, 150-mil, 16-pin SO	IDT	IDTQS3125Q
U11	1	T1/E1/J1 XCVR 100-pin QFP, 0°C to +70°C Dallas Semio		DS2156L
Z1, Z6–Z8	4	160V, 500A Sidactor	Teccor Electronics	P1800SCMC
Z2, Z3	2	58V, 500A Sidactor	Teccor Electronics	P0640SCMC
Z4, Z5	2	6V, 50A Sidactor	Teccor Electronics	P0080SAMC
Z9, Z10	2	25V, 500A Sidactor	Teccor Electronics	P0300SCMC

BASIC OPERATION

This design kit relies upon several supporting files, which can be downloaded from our website at www.maxim-ic.com/DS21354DK.

Hardware Configuration

Using the DK101 processor board:

- Connect the daughter card to the DK101 processor board.
- Supply 3.3V to the banana-plug receptacles marked GND and VCC_3.3V. (The external 5V connector and the TIM 5V supply headers are unused.)
- All processor board DIP switch settings should be in the ON position with exception for the flash programming switch, which should be OFF.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If
 the default installation options were used, click the Start button on the Windows toolbar and select
 Programs→ChipView→ChipView.

Using the DK2000 processor board:

- Connect the daughter card to the DK2000 processor board.
- Connect J1 to the power supply that is delivered with the kit. Alternately, a PC power supply can be connected to connector J2.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If the default installation options were used, click the Start button on the Windows toolbar and select Programs—ChipView—ChipView.

General:

- Upon power-up the RLOS LED is lit, as well as the MCLK-2.048MHz and TCLK-2.048MHz LEDs.
- Due to the dual winding transformer, only the 120Ω line build-out configuration setting is needed to cover 75Ω E1 and 120Ω E1.

Quick Setup (Demo Mode)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Demo Mode.
- The program requests a configuration file, then select DS21354 E1 DSNCOM DRVR.cfg.
- The Demo Mode screen appears. Upon external loopback, the LOS and OOF indicators extinguish.

Quick Setup (Register View)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Register View.
- The program requests a definition file, then select DS21354.def.
- The Register View screen appears, showing the register names, acronyms, and values. Note: During the definition file load process, all registers are initialized according to the init value filed in the definition file (because the SETUP field in the .def file is turned on).
- Predefined register settings for several functions are available as initialization files.
 - INI files are loaded by selecting the menu File→Reg Ini File→Load Ini File.
 - Load the INI file DS21354e1 fas crc4 cas.ini.
 - After loading the INI file the following may be observed:

The RLOS LED extinguishes upon external loopback.

The device is now configured for E1 FAS with CRC4 and CAS.

Miscellaneous:

- Clock frequencies and certain pin bias levels are provided by a register-mapped CPLD, which is on the DS21354 daughter card.
- The definition file for this CPLD is named DS215x_35x_CPLD_V2.def. See the <u>CPLD Register Map</u> section for definitions.
- All files referenced above are available for download in the section marked "File Locations."

REGISTER MAP

The DK101 daughter card address space begins at 0x81000000.

The DK2000 daughter card address space begins at:

0x30000000 for slot 0

0x40000000 for slot 1

0x50000000 for slot 2

0x60000000 for slot 3

All offsets given in Table 1 are relative to the beginning of the daughter card address space.

Table 1. Daughter Card Address Map

OFFSET	DEVICE	DESCRIPTION
0X0000 to 0X0015	CPLD	Board identification and clock/signal routing
0X1000 to 0X10ff	Single-Chip Transceiver	Board is populated with one of the following: DS2155, DS2156, DS21352, or DS21354. Please see the data sheet(s) for details.

Registers in the CPLD can be easily modified using ChipView.exe, a host-based user interface software, along with the definition file named *DS215x_35x_CPLD_V2.def*. Definition files for the SCT are named *DS2155.def*, *DS21352.def*, or *DS21354.def*, depending on the board population option.

CPLD Register Map

Table 2. CPLD Register Map

OFFSET	NAME	TYPE	DESCRIPTION
0X0000	BID	Read-Only	Board ID
0X0002	XBIDH	Read-Only	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only Board FAB Revision	
0X0006	AREV	Read-Only Board Assembly Revision	
0X0007	PREV	Read-Only PLD Revision	
0X0011	SWITCH1	Read-Write Pin to 1.544MHz	
0X0012	SWITCH2	Read-Write Pin to 2.048MHz	
0X0013	SWITCH3	Read-Write Pin-to-Pin Connect	
0X0014	SWITCH4	Read-Write	Pin-to-Pin Connect
0X0015	LEVELS	Read-Write	Set Level On Pin 1 = 3.3V

ID Registers

OFFSET	NAME	TYPE	VALUE	DESCRIPTION
0X0000	BID	Read-Only	0xD	Board ID
0X0002	XBIDH	Read-Only	0x0	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	0x0	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	0x5	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Displays current FAB revision	
0X0006	AREV	Read-Only	Displays current assembly revision	
0X0007	PREV	Read-Only	Displays current PLD firmware revision	PLD Revision

Control Registers

The control registers are used primarily to control several banks of FET switches that route clocks and backplane signals. Please note that certain register settings cause line contention, e.g., setting SWITCH1.4 and SWITCH2.4 both to 0 would drive MCLK with both 1.544MHz and 2.048MHz.

SWITCH1: PIN TO 1.544MHz (OFFSET = 0x0011) INITIAL VALUE = 0xF

(MSB)							(LSB)
_	_	_	_	MCLK	TCLK	RSYSCLK	TSYSCLK

NAME	POSITION	FUNCTION
MCLK	SWITCH1.3	0 = Connect MCLK to the 1.544MHz clock 1 = Open Switch 1.4
TCLK	SWITCH1.2	0 = Connect TCLK to the 1.544MHz clock 1 = Open Switch 1.3
RSYSCLK	SWITCH1.1	0 = Connect RSYSCLK to the 1.544MHz clock 1 = Open Switch 1.2
TSYSCLK	SWITCH1.0	0 = Connect TSYSCLK to the 1.544MHz clock 1 = Open Switch 1.1

SWITCH2: PIN TO 2.048MHz (Offset = 0X0012) INITIAL VALUE = 0x3

(MSB)							(LSB)
_	_	_	_	MCLK	TCLK	RSYSCLK	TSYSCLK

NAME	POSITION FUNCTION		
MCLK	SWITCH2.3	0 = Connect MCLK to the 2.048MHz clock 1 = Open Switch 2.4	
TCLK	SWITCH2.2	0 = Connect TCLK to the 2.048MHz clock 1 = Open Switch 2.3	
RSYSCLK	SWITCH2.1	0 = Connect RSYSCLK to the 2.048MHz clock 1 = Open Switch 2.2	
TSYSCLK	SWITCH2.0	0 = Connect TSYSCLK to the 2.048MHz clock 1 = Open Switch 2.1	

SWITCH3: PIN-TO-PIN CONNECT (Offset = 0X0013) INITIAL VALUE = 0xF

(MSB)							(LSB)
_	_	_	_	TSS_RS	TCL_RC	RSY_RC	TSY_RC

NAME	POSITION	FUNCTION
TSS RS	SWITCH3.3	0 = Connect TSSYNC to RSYNC
100_110	00011 0110.0	1 = Open Switch 3.4
TCL RC	SWITCH3.2	0 = Connect TCLK to RCLK
TCL_RC	SWITCH3.2	1 = Open Switch 3.3
DOV DO	SWITCH3.1	0 = Connect RSYSCLK to RCLK
RSY_RC	SWITCHS.T	1 = Open Switch 3.2
TOV DC	SWITCH3.0	0 = Connect TSYSCLK to RCLK
TSY_RC	SWITCHS.U	1 = Open Switch 3.1

SWITCH4: PIN-TO-PIN CONNECT (Offset = 0X0014) INITIAL VALUE = 0x3

(MSB) (LSB) — — — URCLK_2048 UTCLK_2048 RSER_TSER RSYNC_TSYNC

NAME	POSITION	FUNCTION					
URCLK 2048	SWITCH4.3	0 = Connect UR_CLK (TSSY	NC) to 2.048N	/lHz			
OTTOLIT_2040	000110114.0	1 = Open Switch 4.4					
UTCLK_2048	SWITCH4.2	0 = Connect UT_CLK (TCHC	LK) to 2.048N	lHz			
	3W11CH4.2	1 = Open Switch 4.3					
RSER TSER	SWITCH4.1	0 = Connect RER to TSER					
RSER_ISER	3W11CH4.1	1 = Open Switch 4.2					
RSYNC_TSYNC	SWITCH4.0	0 = Connect RSYNC to TSYI	VC				
	SWITCH4.0	1 = Open Switch 4.1					

LEVELS: SET LEVEL ON PIN (Offset = 0X0015) INITIAL VALUE = 0x6

(MSB)						(LSB)
_	_		_	BP_EN	PPCTDM_EN	TUSEL

NAME	POSITION	FUNCTION
_	LEVELS1.3	_
BP_EN	LEVELS1.2	0 = Enable IDT switches that connect the UTOPIA bus to daughter card header
PPCTDM_EN	LEVELS1.1	0 = Enable IDT switches that connect the TDM bus to the daughter card header
TUSEL	LEVELS1.0	0 = Set DS2156.TUSEL to enable TDM backplane 1 = Set DS2156.TUSEL to enable UTOPIA backplane

Note (DS2156 only): When the UTOPIA backplane is enabled (LEVELS.TUSEL = 1) there is a possibility for contention between the UTOPIA bus master and TSYSCLK, TSER, and RSER. To avoid this, the following switches should be opened when the UTOPIA backplane is enabled: SWITCH1.0, SWITCH2.0, SWITCH3.0, and SWITCH4.1

DS21354 INFORMATION

For more information about the DS21354, please consult the DS21354 data sheet available on our website at www.maxim-ic.com/DS21354. Software downloads are also available for this design kit.

DS21354DK INFORMATION

For more information about the DS21354DK, including software downloads, please consult the DS21354DK data sheet available on our website at www.maxim-ic.com/DS21354DK.


TECHNICAL SUPPORT


For additional technical support, please e-mail your questions to telecom.support@dalsemi.com.


SCHEMATICS


The DS21354DK schematics are featured in the following 13 pages.


D DS2156, DS2155, DS2135Y DESIGN 1. COVER PAGE 2. SCT POPULATION OPTION (DS2155, DS2156, DS21352 OR DS21354) 3. TX AND RX ANALOG PATHS4. TIM ADDRESS AND DATA BUS 5. CPLD ADDRESS DATA CONNECTIONS, BIAS LEVELS FOR SCT 6. UTOPIA: TIM HEADER AND BUS SWITCHES TESTPOINTS FOR UTOPIA 2 8. UTOPIA: NETLIST ASSOCIATIONS 9. SWITCHING FOR CLOCKS AND TDM 10. SUPPLY DECOUPLING 11. SCT TESTPOINTS TITLE: 12. NETLIST CROSS-REFERENCE 13. PART CROSS-REFERENCE DS2156DKØ2 ENGINEER: SWS 8

















Γ	8	7	6	5	4	3	
	RXADDRØ — UR_ADDRØ — RXADDR1 — UR_ADDR1 —	RCHCLK RXA_1		UR_ENB -	— RXENA — BPCLK — RXSOC — RCHBLK		=
	UR_ADDR2	— <u>RXA_3_RXCL</u> AV_2		TXADDRØ - UT_ADDRØ - TXADDR1 -			
C	— UR_ADDR4 —	— RXCLAV_Ø		TXADDR2 -			_
	UR_DATAØ =	_		TXADDR4 - UT_ADDR4 - TXCLAVØ - TXCLAVØ -	UT_CLAV		
E	RXDATA_1 — UR_DATA1 — RXDATA_2 — UR_DATA2 — UR_DATA2 —	RLCLK RXDATA_2		TXDATA_0 - — UT_DATA0 -	TXDATA_Ø TNEGI		L <u>=</u>
	RXDATA_3	RXDATA_4		UT_DATA1 _	TXDATA_2		
۴	RXDATA_5 — UR_DATAS — RXDATA_6 — UR_DATA6 — UR_DATA6 —	RCLKO RXDATA_6		UT_DATA3 -	TXDATA_4_		
	RXDATA_7 = — UR_DATA7 =	_		TXDATA_5 - — UT_DATA5 -	TXDATA_5 TSER	FNGINFFR:	S2156DKØ2
	8	7	6	5	4	3	WS
┕					<u> </u>		







DECEMBER 1809 180		8		7			6	5			4		3	
### CONTRACT 120					1 [7 [1		
Mile	ם	8XCLK AØ A1 A2 A3 A4 A5 A6 A7 A8	2CB> 11C7> 4C6<> 5C4< 5C4< 5C6<> 5C4<	> 2894 11894 > 2894 11894		RLOS_LOTC RLOS_LOTC_INDICA RNOSNC RNEGI RNEGO RPOSI RROSO RRING RSER RSIG RSIGF	2C3) 5B2<> 11C3) XTOR 5A2<> 2A5> 8C7> 11A5> 8B7> 2C8< 5A8< 1 2C8> 8A7> 11C7> 8B7> 2C8< 5A8< 1 2C8> 6A7> 11C7> 2C8> 6A7> 11C8> 2C8> 6A7> 11C8> 2C8> 6A7> 11C8> 2C8> 6A7> 11C8>	.C7< 9B3<> 11A5>		TNEGO TPOSI TPOSO TRING TSER TSIG TSSYNC TSTRST TSYNC TSYNC TSYSCLK	288 864 1187 288 588 1187 288 864 1187 288 588 1187 288 1187 308 864 1187 308 288 586 1104 205 586 1104 205 586 1104 205 586 1104 205 586 1104 205 586 586 1104 205 586 586 1104 205 586 586 1104 205 586 586 1104 1104 1104 1104 1104 1104 1104 110	1D4<		5C4<> 2i 2A5> 11i
D_AGI	С	A12 A13 A14 A15 BPCLK BP_EN BTS CLK1544_T CLK2048 CLK16384_T CS	4C3<> 5C1 4B3<> 7B3 4B3<>> 4B3<>> 2A5 5C1<> 6B2 5D4<> 2B3 7B3<> 9D8 5D3< 5B4<> 5C3 5B4<> 2C3 5B4<> 2C3 5B4<> 2C3 5B4<> 3C3 5B4<> 3C3 5B4<> 3C3 5B4<> 3C3 5D4 5D4 5D4 5D4 5D5 5D4 5D5 5D4 5D5 5D4 5D5 5D4 5D5 5D4 5D5 5D6 5D7 5D7 5D8 5D9 	> 783<> > 783<> > 783<> > > 1184>		RTIP RWLT RXADDRØ RXADDR1 RXADDR2 RXADDR3 RXADDR3 RXADDR4 RXA_Ø RXA_I RXA_I RXA_I RXA_Z RXCLAV_1 RXA_3_RXCLAV_2	2C8 3B8 11C7 4B6 > 5B1 > 7B1 7B8 > B0B 7B8 > B0B 7B8 > B0B 7B8 > BCB 7B8 > BCB 7B6 > BCB 8D2 > B07 > 6B7 > B07 > 5A7 5C7 > BC7 >			TXADDR1 TXADDR2 TXADDR3 TXADDR4 TXA_0 TXA_1 TXA_2_TXC TXA_3_TXC TXC_4_TXC TXCLAV0 TXCLAV_0 TXDATA_0	7840 8CS 7840 8CS 7850 8CS 7850 8CS 6C20 8D4 6C70 8C4 6C70 8C4 6C40 6C20 8C4 CLAU_2 6C20 8C20 8C4 7850 8BS 6C70 8BS 6C70 8BS 6C70 8BS 6C70 8BS 8B4 8BS			
JTCLK		D_AD1 D_AD2 D_AD3 D_AD4 D_AD5 D_AD6 D_AD7 ESIBRD ESIBS0 ESIBS1	2C3<> 4B6 2C3<> 4B6 2C3<> 4B6 2C3<> 4B6 2C3<> 4A6 2C3<> 4A6 2C3 4A6 2C3 4A6 2C3 4A6 2A6 11A6 2A6 11A6 2A6 11A6	> 50.0 11890 > 50.0 11090 > 50.0 11090 > 50.0 11090 > 50.0 11090 > 50.0 11090 > 50.0 11090 > 50.0 11090 > 50.0 11090 > 5980		RXCLAV_Ø RXDATA_0 RXDATA_1 RXDATA_1 RXDATA_2 RXDATA_3 RXDATA_4 RXDATA_5 RXDATA_5 RXDATA_6 RXDATA_7 RXENA	687() 807) 687() 708() 887) 682() 708() 887) 682() 708() 887) 682() 708() 887) 682() 708() 887) 687() 708() 887) 682() 708() 887) 682() 804() 887) 682() 804()	886 886 888 886 886 888		TXDATA_2 TXDATA_3 TXDATA_4 TXDATA_5 TXDATA_6 TXDATA_7 TXENA TXENABLE TXPRTY TXSOC	6C7C> 7C5C> 8A4> 8A5 6C2C> 7C4C> 8A4> 8A5 6C7C> 7C4C> 8A4> 8A5 6C7C> 7C4C> 8A4> 8A5 6C7C> 7C4C> 8D1> 8D2 6C2C> 7C5C> 8D1> 8D2 6C2C> 7C5C> 8D1> 8D2 6C2C> 8C1> 7B4C> 8C2 6C5C> 7B4C> 8B1> 8B2			
Niholi	В	JTCLK JTDI JTDO JTMS JTRST LTUC MCLK MUX NIMDB NIMDB	2AB 11A7 2AB 11A7 2AB 11A7 2BB 11B7 2BB 5AB BB4 2CB 9B5 9CB 5C4 2A3 4B2 4B2 4B2 4B2	11A7< 5A6< 11B7< > 2A5< 11A5<		RXSOC SNIM_B2 SNIM_B3 SNIM_B4 SNIM_B5 SNIM_B6 SNIM_B6 SNIM_B6 SNIM_B7 SMI_B0EN SMI_B1EN	BB7() 785() BD4) 4C2() 4C2() 4C2() 4C2() 4C2() 4C2() 4C2() 5A4() 9D8(5A4() 9D8(5A3() 9D5(8DS		UOP2 UOP3 UR_ADDRØ UR_ADDR1 UR_ADDR2 UR_ADDR3 UR_ADDR4 UR_CLAV UR_CLK UR_DATAØ	2AB> 11AB> 2AB> BB4> 11AB> 8DB 8DB 8DB 8DB 8CB 8CB 8CB 9B2<> 5A1< 7AB< 8A2< 8BB			
PPC_IXD		NIMD11 NIMD12 NIMD13 NIMD14 NIMD15 NLP27 NLP28 PPC_RXCLK PPC_RXCD PPC_TSYNC PPC_TSYNC PPC_TSYNC PPC_TSYNC PPC_TSYNC PPC_TSYNC	4B2<> 4B2<> 4B2<> 4B2<> 4B2<> 4C2<> 2A4< 11A4< 2A3< 11A3 4CB<> 9A4< 4CB<> 9A4	>		SW2_B0EN SW2_B1EN SW2_B2EN SW2_B2EN SW2_B3EN SW3_B1EN SW3_B1EN SW3_B2EN SW3_B3EN SW4_B1EN SW4_B2EN SW4_B3EN SW4_B3EN SW4_B1EN SW4_B3EN SW4_B1EN SW4_B3EN	SA3C 9BBC SA3C 9BBC SA3C 9BBC SA3C 9BBC SA3C 9BBC SA3C 9D3C SA3C 9D3C SA3C 9D1C SB4C 9B3C SB4C 9B3C SB4C 9B3C SB4C 9B3C SB4C 9B3C SB4C 9B3C SB4C 9B3C			UR_DATA2 UR_DATA3 UR_DATA4 UR_DATA5 UR_DATA6 UR_DATA7 UR_ENB UR_SOC UT_ADDR0 UT_ADDR1 UT_ADDR2 UT_ADDR3 UT_ADDR3 UT_ADDR3	888 888 888 888 888 888 880 805 805 805			
SWS		RCHBLK RCHCLK RCLK RCLKI RCLKI RCLKO RDATA RD_DS RESET_OUT RFSYNC	2C3> 8D4> 2D5> 8D7> 2C8> 11C7> 2D5> 9A5<> 8A7> 2C8< 2C8> 8A7> 2D6> 11D5> 5C4<> 2A3< 486<> 5B1< 2D6> 8C7>	11C3- 11D5> 9C1(> 9C1(> 9D1(> 11D5> 5ABC 11C7(11C7) 11A3C > 7B1(> 11D5>		TCK TCLKI TCLKI TCLKO TDATA TDI TDI TDO TIMSU TLICLK TLINK	588() 508() 9C3() (105() 886() 9C3() (105() 884() 588() 1 288() 884() 1187() 205() 1104() 588() 507(403() 408() 205() 8C4() 11104() 8C4() 205() 586() 1	B7<		UT_CLK UT_DATA0 UT_DATA1 UT_DATA2 UT_DATA3 UT_DATA4 UT_DATA5 UT_DATA6 UT_DATA7 UT_ENB UT_SOC	982() 6C1(784(8A2(885 885 885 885 885 885 885 885 885 88		I	JS2156DK0
8 7 5 5 4 3													ENGINEER:	5WS
	I	8		7			6	5			4		3	

Γ	8 7	6	5	4	3	
	**** Part Cross-Reference for the entire design of	77 RES 984 78 RESI 5A2 79 RESI 5A7 710 RESI 5A7 711 RESI 5A2 712 RES 6D5 713 RESI 5B6 714 RESI 5B6 714 RESI 5B6 715 RESI 5B6 716 RESI 5B6 717 RESI 5B6 718 RESI 5B6 719 RESI 5A6 719 RESI 5A6	TP23 TS TP24 TS TP25 TS TP25 TS TP26 TS TP27 TS TP29 TS TP29 TS TP30 TS TP31 TS TP31 TS TP32 TS TP33 TS TP34 TS TP35 TS	TPNT_SNG 7B1 TPNT_SNG 18A7 TPNT_SNG 18A8 TPNT_SNG 18A6 TPNT_SNG 18A7 TPNT_SNG 18A4 TPNT_SNG 18A4 TPNT_SNG 18A4 TPNT_SNG 18A6		
	C13 CAP BA1 C14 CAP BA1 C15 CAP 18B3 C15 CAP 18B3 C17 CAP 18B3 C17 CAP 18B3 C19 CAP 18B3 C19 CAP 18B3 C21 CAP 18B3 C21 CAP 18B3 C21 CAP 18B5 C25 CAP 3A5 C25 CAP 3A5 C26 CAP 3B5 C27 CAP 3B5 C28 CAP 3B5 C28 CAP 3B5 C28 CAP 3B5 C29 CAP 18B5 C30 CAP 18B5 C31 CAP 18B5 C32 CAP 18B5 C33 CAP 18B5 C33 CAP 18B5 C34 CAP 18B5	222 RES1 SA7 223 RES1 SA87 224 RES1 SB8 225 RES1 SD8 227 RES1 SD8 227 RES1 SA6 228 RES1 SA6 330 RES SA3 331 RES SA3 322 RES1 SA6 333 RES1 SA6 334 RES1 SA6 337 RES1 SA3 340 RES SA3 377 RES1 SA6 388 RES SA7 399 RES SA7 340 RES SA4 441 RES SA9	TP37 TS TP38 TS U1 ID U2 ID U3 ID U4 ID U5 XI U6 ID U7 ID U8 ID U8 ID U9 ID U9 ID U10 ID U11 IDS Z1 SI Z2 SI Z4 SI Z5 SI	TENT_SNG 1885 TENT_SNG 1885 TENT_SNG 1885 TOS3R861_U 6B3 TOS3R861_U 6B6 TOS3R861_U 6B7 TOS3R861_U 9B7 TOS3R861_		
	C35 CAP 1286 C36 CAP 1286 C36 CAP 1286 D51 LED 984 D52 LED 542 D53 LED 542 D54 LED 655 D55 LED 543 D56 LED 544 D57 LED 544 D59 LED 540 D59	442 RES 544 443 RES 563 444 RES1 587 445 RES1 587 446 RES1 587 447 RES1 586 489 RES1 586 499 RES1 587 450 RES 584 451 RES 584 452 RES 584 453 RES 583 454 RES1 386 455 RES1 386 455 RES 386 456 RES 397 458 RES 307	Z8 SI Z9 SI	DACTOR_2 SC4 DACTOR_2 SA4 DACTOR_2 SA4 DACTOR_2 SB4		
	DS17 LED SB5 DS18 LED SB5 DS18 LED SA3 F1 FUSE SB4 F2 FUSE SB4 F3 FUSE SD4 F5 FUSE SD4 F6 FUSE SD4 F6 FUSE SD4 F6 FUSE SD4 J1 CONN.SØP1 TD5 J2 CONN.SØP1 TD5 J3 CONN.BMTMALIFC SD1 J4 CONN.BMTMALIFC SC1 J5 CONN.BMC.SPIN SB2 J7 CONN.BMC.SPIN SB2 J7 CONN.BMC.SPIN SB2 J7 CONN.SØP2 ED4 J8 CONN.BMC.SPIN SB2 J7 CONN.SØP2 ED4 J8 CONN.SØP2 ED4 J8 CONN.SØP2 ED5 L1 CONN.SØ	RES 945 RES 945 RES 945 RES 1 547 RJ1 RJ48_CON 3C3 SMI RSJ1 SA7 RJ1 RJ48_CON 3C3 SMI RSJ1 SA7 RJ1 RJ48_CON 3C3 SMI RSJ1 SA7 RJ1 RJ48_CON 3C3 SMI RSJ1 SMI RSJ1 SMS 3D5 RJ1 TSTENT_SNG 7B2 RJ51 TSTENT_SNG 5B2 RJ51 TSTENT_SNG 5B2 RJ51 TSTENT_SNG 5B2 RJ51 TSTENT_SNG 5B6 RJ51 TSTENT_SNG 7B1 RJ51 TSTENT_SNG 7B1 RJ51 TSTENT_SNG 7B1 RJ51 TSTENT_SNG 7B1			ENGINEER:	62156DKØ2
	8 7	6	5	4	3 3	45
ᆫ		1	l .	l .	l .	