

LTC2606/LTC2616/LTC2626

16-/14-/12-Bit Rail-to-Rail DACs with I<sup>2</sup>C Interface

# FEATURES

- Smallest Pin-Compatible Single DACs: LTC2606: 16 Bits LTC2616: 14 Bits LTC2626: 12 Bits
- Guaranteed 16-Bit Monotonic Over Temperature
- 27 Selectable Addresses
- 400kHz I<sup>2</sup>C<sup>TM</sup> Interface
- Wide 2.7V to 5.5V Supply Range
- Low Power Operation: 270µA at 3V
- Power Down to 1µA, Max
- High Rail-to-Rail Output Drive (±15mA, Min)
- Double-Buffered Data Latches
- Asynchronous DAC Update Pin
- LTC2606/LTC2616/LTC2626: Power-On Reset to Zero Scale
- LTC2606-1/LTC2616-1/LTC2626-1: Power-On Reset to Midscale
- Tiny (3mm × 3mm) 10-Lead DFN Package

# **APPLICATIONS**

- Mobile Communications
- Process Control and Industrial Automation
- Instrumentation
- Automatic Test Equipment

# DESCRIPTION


The LTC<sup>®</sup>2606/LTC2616/LTC2626 are single 16-, 14and 12-bit, 2.7V-to-5.5V rail-to-rail voltage output DACs in a 10-lead DFN package. They have built-in high performance output buffers and are guaranteed monotonic.

These parts establish new board-density benchmarks for 16- and 14-bit DACs and advance performance standards for output drive and load regulation in single-supply, voltage-output DACs.

The parts use a 2-wire,  $I^2C$  compatible serial interface. The LTC2606/LTC2616/LTC2626 operate in both the standard mode (clock rate of 100kHz) and the fast mode (clock rate of 400kHz). An asynchronous DAC update pin (LDAC) is also included.

The LTC2606/LTC2616/LTC2626 incorporate a power-on reset circuit. During power-up, the voltage outputs rise less than 10mV above zero scale; and after power-up, they stay at zero scale until a valid write and update take place. The power-on reset circuit resets the LTC2606-1/LTC2616-1/LTC2626-1 to midscale. The voltage outputs stay at midscale until a valid write and update take place.

T, LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.







## **ABSOLUTE MAXIMUM RATINGS** (Note 1)

Any Pin to GND	0.3V to 6V
Any Pin to V <sub>CC</sub>	6V to 0.3V
Maximum Junction Temperature	125°C
Storage Temperature Range	-65°C to 125°C
Lead Temperature (Soldering, 10 sec)	300°C

**Operating Temperature Range:** LTC2606C/LTC2616C/LTC2626C LTC2606-1C/LTC2616-1C/LTC2626-1C ... 0°C to 70°C LTC2606I/LTC2616I/LTC2626I LTC2606-11/LTC2616-11/LTC2626-11.. -40°C to 85°C

# PACKAGE/ORDER INFORMATION

TOP VIEW	ORDER PART	ORDER PART	ORDER PART
	NUMBER	NUMBER	NUMBER
CA2 1	LTC2606CDD	LTC2616CDD	LTC2626CDD
	LTC2606IDD	LTC2616IDD	LTC2626IDD
CA0 4 Vout	LTC2606CDD-1	LTC2616CDD-1	LTC2626CDD-1
CA1 5 CA1 6 REF	LTC2606IDD-1	LTC2616IDD-1	LTC2626IDD-1
DD PACKAGE 10-LEAD (3mm × 3mm) PLASTIC DFN	DD PART MARKING	DD PART MARKING	DD PART MARKING
$T_{JMAX}$ = 125°C, $\theta_{JA}$ = 43°C/W EXPOSED PAD (PIN 11) IS GND			LBPS
MUST BE SOLDERED TO PCB	LAJW	LBPR	LBPT

Consult LTC Marketing for parts specified with wider operating temperature ranges.

**ELECTRICAL CHARACTERISTICS** The • denotes specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ . REF = 4.096V ( $V_{CC} = 5V$ ), REF = 2.048V ( $V_{CC} = 2.7V$ ),  $V_{OUT}$  unloaded, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		LTC26 Min	26/LTC Typ	2626-1 MAX	LTC26 <sup>-</sup> Min	16/LTC TYP	2616-1 MAX	LTC26 Min	06/LTC TYP	2606-1 MAX	UNITS
DC Perfor		JONDITIONO		WIIN		шлл	INITIA		шлл	IVIIIV		шлл	UNITO
	Resolution			12			14			16			Bits
	Monotonicity	(Note 2)	•	12			14			16			Bits
DNL	Differential Nonlinearity	(Note 2)	•			±0.5			±1			±1	LSB
INL	Integral Nonlinearity	(Note 2)	٠		±1	±4		±4	±16		±14	±64	LSB
	Load Regulation	$V_{REF} = V_{CC} = 5V$ , Midscale $I_{OUT} = 0$ mA to 15mA Sourcing $I_{OUT} = 0$ mA to 15mA Sinking	•			0.125 0.125		0.1 0.2	0.5 0.5		0.5 0.7	2 2	LSB/mA LSB/mA
		V <sub>REF</sub> = V <sub>CC</sub> = 2.7V, Midscale I <sub>OUT</sub> = 0mA to 7.5mA Sourcing I <sub>OUT</sub> = 0mA to 7.5mA Sinking	•		0.05 0.1	0.25 0.25		0.2 0.4	1 1		0.9 1.5	4 4	LSB/mA LSB/mA
ZSE	Zero-Scale Error	Code = 0			1	9		1	9		1	9	mV
V <sub>OS</sub>	Offset Error	(Note 5)	٠		±1	±9		±1	±9		±1	±9	mV
	V <sub>OS</sub> Temperature Coefficient				±5			±5			±5		μV/°C
GE	Gain Error				±0.1	±0.7		±0.1	±0.7		±0.1	±0.7	%FSR
	Gain Temperature Coefficient				±8.5			±8.5			±8.5		ppm/°C



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. REF = 4.096V (V<sub>CC</sub> = 5V), REF = 2.048V (V<sub>CC</sub> = 2.7V), V<sub>OUT</sub> unloaded, unless otherwise noted. (Note 11)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
PSR	Power Supply Rejection	$V_{CC} = \pm 10\%$			-81		dB
R <sub>OUT</sub>	DC Output Impedance	$V_{REF} = V_{CC} = 5V$ , Midscale; -15mA $\leq I_{OUT} \leq 15$ mA $V_{REF} = V_{CC} = 2.7V$ , Midscale; -7.5mA $\leq I_{OUT} \leq 7.5$ mA	•		0.05 0.06	0.15 0.15	Ω Ω
I <sub>SC</sub>	Short-Circuit Output Current	V <sub>CC</sub> = 5.5V, V <sub>REF</sub> = 5.5V Code: Zero Scale; Forcing Output to V <sub>CC</sub> Code: Full Scale; Forcing Output to GND	•	15 15	34 36	60 60	mA mA
		V <sub>CC</sub> = 2.7V, V <sub>REF</sub> = 2.7V Code: Zero Scale; Forcing Output to V <sub>CC</sub> Code: Full Scale; Forcing Output to GND	•	7.5 7.5	22 29	50 50	mA mA
Reference	Input						,
	Input Voltage Range		•	0		V <sub>CC</sub>	V
	Resistance	Normal Mode	٠	88	124	160	kΩ
	Capacitance				15		pF
I <sub>REF</sub>	Reference Current, Power Down Mode	DAC Powered Down	٠		0.001	1	μA
Power Sup	pply						,
V <sub>CC</sub>	Positive Supply Voltage	For Specified Performance	٠	2.7		5.5	V
I <sub>CC</sub>	Supply Current	$V_{CC} = 5V$ (Note 3) $V_{CC} = 3V$ (Note 3) DAC Powered Down (Note 3) $V_{CC} = 5V$ DAC Powered Down (Note 3) $V_{CC} = 3V$	•		0.340 0.27 0.35 0.10	0.5 0.4 1 1	mA mA µA
Digital I/O	(Note 11)						
V <sub>IL</sub>	Low Level Input Voltage (SDA and SCL)		•	-0.5		$0.3V_{CC}$	V
V <sub>IH</sub>	High Level Input Voltage (SDA and SCL)	(Note 8)	•	0.7V <sub>CC</sub>			V
$V_{IL}(\overline{LDAC})$	Low Level Input Voltage (LDAC)	V <sub>CC</sub> = 4.5V to 5.5V V <sub>CC</sub> = 2.7V to 5.5V	•			0.8 0.6	V V
V <sub>IH</sub> ( <u>LDAC</u> )	High Level Input Voltage (LDAC)	V <sub>CC</sub> = 2.7V to 5.5V V <sub>CC</sub> = 2.7V to 3.6V	•	2.4 2.0			V V
V <sub>IL(CAn)</sub>	Low Level Input Voltage on $CAn$ ( $n = 0, 1, 2$ )	See Test Circuit 1	•			0.15V <sub>CC</sub>	V
V <sub>IH(CA<i>n</i>)</sub>	High Level Input Voltage on $CAn$ ( $n = 0, 1, 2$ )	See Test Circuit 1	•	0.85V <sub>CC</sub>			V
R <sub>INH</sub>	Resistance from CAn ( $n = 0, 1, 2$ ) to V <sub>CC</sub> to Set CAn = V <sub>CC</sub>	See Test Circuit 2	•			10	kΩ
R <sub>INL</sub>	Resistance from CA $n$ ( $n = 0, 1, 2$ ) to GND to Set CA $n =$ GND	See Test Circuit 2	•			10	kΩ
R <sub>INF</sub>	Resistance from CAn ( $n = 0, 1, 2$ ) to V <sub>CC</sub> or GND to Set CAn = Float	See Test Circuit 2	•	2			MΩ
V <sub>OL</sub>	Low Level Output Voltage	Sink Current = 3mA	٠	0		0.4	V
t <sub>OF</sub>	Output Fall Time		•	20 + 0.1C <sub>B</sub>		250	ns
t <sub>SP</sub>	Pulse Width of Spikes Suppressed by Input Filter		•	0		50	ns
I <sub>IN</sub>	Input Leakage	$0.1V_{CC} \le V_{IN} \le 0.9V_{CC}$	•			1	μA
C <sub>IN</sub>	I/O Pin Capacitance		٠			10	pF
CB	Capacitive Load for Each Bus Line		•			400	pF
C <sub>CAX</sub>	External Capacitive Load on Address Pins $CAn(n = 0, 1, 2)$		•			10	pF



**ELECTRICAL CHARACTERISTICS** The • denotes specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ . REF = 4.096V ( $V_{CC} = 5V$ ), REF = 2.048V ( $V_{CC} = 2.7V$ ),  $V_{OUT}$  unloaded, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LTC2626/LTC2626-1 Min Typ Max	LTC2616/LTC2616-1 Min typ Max	LTC2606/LTC2606-1 Min Typ Max	UNITS
AC Perfor	mance		•			
t <sub>S</sub>	Settling Time (Note 6)	±0.024% (±1LSB at 12 Bits) ±0.006% (±1LSB at 14 Bits) ±0.0015% (±1LSB at 16 Bits)	7	7 9	7 9 10	μS μS μS
	Settling Time for 1LSB Step (Note 7)	±0.024% (±1LSB at 12 Bits) ±0.006% (±1LSB at 14 Bits) ±0.0015% (±1LSB at 16 Bits)	2.7	2.7 4.8	2.7 4.8 5.2	μS μS μS
	Voltage Output Slew Rate		0.75	0.75	0.75	V/µs
	Capacitive Load Driving		1000	1000	1000	pF
	Glitch Impulse	At Midscale Transition	12	12	12	nV•s
	Multiplying Bandwidth		180	180	180	kHz
e <sub>n</sub>	Output Voltage Noise Density	At f = 1kHz At f = 10kHz	120 100	120 100	120 100	nV/√ <u>Hz</u> nV/√Hz
	Output Voltage Noise	0.1Hz to 10Hz	15	15	15	μV <sub>P-P</sub>

#### TIMING CHARACTERISTICS The • denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (See Figure 1) (Notes 10, 11)

SYMBOL	PARAMETER CONDITIONS				ТҮР	MAX	UNITS		
V <sub>CC</sub> = 2.7V	/ <sub>CC</sub> = 2.7V to 5.5V								
f <sub>SCL</sub>	SCL Clock Frequency			0		400	kHz		
t <sub>HD(STA)</sub>	Hold Time (Repeated) Start Condition		•	0.6			μS		
t <sub>LOW</sub>	Low Period of the SCL Clock Pin		•	1.3			μS		
t <sub>HIGH</sub>	High Period of the SCL Clock Pin		•	0.6			μS		
t <sub>SU(STA)</sub>	Set-Up Time for a Repeated Start Condition		•	0.6			μS		
t <sub>HD(DAT)</sub>	Data Hold Time		•	0		0.9	μS		
t <sub>SU(DAT)</sub>	Data Set-Up Time		•	100			ns		
t <sub>r</sub>	Rise Time of Both SDA and SCL Signals	(Note 9)	•	20 + 0.1C <sub>B</sub>		300	ns		
t <sub>f</sub>	Fall Time of Both SDA and SCL Signals	(Note 9)		20 + 0.1C <sub>B</sub>		300	ns		
t <sub>SU(STO)</sub>	Set-Up Time for Stop Condition		•	0.6			μS		
t <sub>BUF</sub>	Bus Free Time Between a Stop and Start Condition			1.3			μS		
t <sub>1</sub>	Falling Edge of 9th Clock of the 3rd Input Byte to LDAC High or Low Transition		•	400			ns		
t <sub>2</sub>	LDAC Low Pulse Width			20			ns		

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.

Note 2: Linearity and monotonicity are defined from code kL to code  $2^{N} - 1$ , where N is the resolution and k<sub>L</sub> is given by k<sub>L</sub> = 0.016( $2^{N}/V_{REF}$ ), rounded to the nearest whole code. For  $V_{REF} = 4.096V$  and N = 16,  $k_L =$ 256 and linearity is defined from code 256 to code 65,535.

Note 3: Digital inputs at OV or V<sub>CC</sub>.

Note 4: Guaranteed by design and not production tested.

Note 5: Inferred from measurement at code 256 (LTC2606/LTC2606-1), code 64 (LTC2616/LTC2616-1) or code 16 (LTC2626/LTC2626-1) and at full scale.

Note 6:  $V_{CC}$  = 5V,  $V_{REF}$  = 4.096V. DAC is stepped 1/4 scale to 3/4 scale and 3/4 scale to 1/4 scale. Load is 2k in parallel with 200pF to GND. Note 7:  $V_{CC}$  = 5V,  $V_{REF}$  = 4.096V. DAC is stepped ±1LSB between half scale and half scale - 1. Load is 2k in parallel with 200pF to GND.

Note 8: Maximum V<sub>IH</sub> = V<sub>CC(MAX)</sub> + 0.5V

**Note 9:**  $C_B$  = capacitance of one bus line in pF.


Note 10: All values refer to  $V_{IH(MIN)}$  and  $V_{IL(MAX)}$  levels.

Note 11: These specifications apply to LTC2606/LTC2606-1,


LTC2616/LTC2616-1, LTC2626/LTC2626-1.




#### LTC2606





#### DNL vs Temperature

























#### Settling of Full-Scale Step



LTC2616







#### LTC2626


 Integral Nonlinearity (INL)

 2.0


 1.5

 V<sub>CC</sub> = 5V


 V<sub>REF</sub> = 4.096V



#### **Differential Nonlinearity (DNL)**




#### Settling to $\pm 1LSB$





### LTC2606/LTC2616/LTC2626

**T**LINEAR



#### LTC2606/LTC2616/LTC2626

1.5

1.0

0.5

650

600

550

500

400

350

300

- 250

0.5 0

1

1.5 2 2.5 3


LOGIC VOLTAGE (V)

3.5 4

lcc (µA) 450

0

0 1 2 3 4 5 6 7 8 9 10




**5V SINKING** 

2606 G28


**3V SINKING** 


I<sub>OUT</sub> (mA)


Ť¥



**Power-On Reset to Midscale** 







#### **Supply Current vs Logic Voltage**

V<sub>CC</sub> = 5V SWEEP SCL AND

SDA OV TO V<sub>CC</sub> AND V<sub>CC</sub> TO OV


4 4.5 5

2606 G31


26061626f




### LTC2606/LTC2616/LTC2626







 $\begin{array}{c} \textbf{Output Voltage Noise,} \\ \textbf{O.1Hz to 10Hz} \\ \textbf{O.1Hz to 10Hz} \\ \textbf{O.1Hz to 10Hz} \\ \textbf{O.1 2 3 4 5 6 7 8 9 10} \\ \textbf{O.1 2 3 4 5 6 7 8 9 10} \\ \textbf{SECONDS} \\ \textbf{SECONDS} \end{array}$ 



Short-Circuit Output Current vs V<sub>OUT</sub> (Sourcing)



# PIN FUNCTIONS

**CA2 (Pin 1):** Chip Address Bit 2. Tie this pin to  $V_{CC}$ , GND or leave it floating to select an I<sup>2</sup>C slave address for the part (Table 1).

**SDA (Pin 2):** Serial Data Bidirectional Pin. Data is shifted into the SDA pin and acknowledged by the SDA pin. This pin is high impedance while data is shifted in. Open drain N-channel output during acknowledgment. SDA requires a pull-up resistor or current source to  $V_{CC}$ .

**SCL (Pin 3):** Serial Clock Input Pin. Data is shifted into the SDA pin at the rising edges of the clock. This high impedance pin requires a pull-up resistor or current source to  $V_{CC}$ .

**CAO (Pin 4):** Chip Address Bit 0. Tie this pin to  $V_{CC}$ , GND or leave it floating to select an I<sup>2</sup>C slave address for the part (Table 1).

**CA1 (Pin 5):** Chip Address Bit 1. Tie this pin to  $V_{CC}$ , GND or leave it floating to select an I<sup>2</sup>C slave address for the part (Table 1).

**REF (Pin 6):** Reference Voltage Input.  $0V \le V_{REF} \le V_{CC}$ .

 $V_{OUT}$  (Pin 7): DAC Analog Voltage Output. The output range is OV to  $V_{\text{REF}}.$ 

GND (Pin 8): Analog Ground.

**V<sub>CC</sub> (Pin 9):** Supply Voltage Input.  $2.7V \le V_{CC} \le 5.5V$ .


**LDAC** (Pin 10): Asynchronous DAC Update. A falling edge on this input after four bytes have been written into the part immediately updates the DAC register with the contents of the input register. A low on this input without a complete 32-bit (four bytes including the slave address) data write transfer to the part does not update the DAC output. Software power-down is disabled when LDAC is low.

**Exposed Pad (Pin 11):** Ground. Must be soldered to PCB ground.







# **BLOCK DIAGRAM**



# **TEST CIRCUITS**









### Power-On Reset

The LTC2606/LTC2616/LTC2626 clear the outputs to zero scale when power is first applied, making system initialization consistent and repeatable. The LTC2606-1/LTC2616-1/LTC2626-1 set the voltage outputs to midscale when power is first applied.

For some applications, downstream circuits are active during DAC power-up, and may be sensitive to nonzero outputs from the DAC during this time. The LTC2606/ LTC2616/LTC2626 contain circuitry to reduce the poweron glitch; furthermore, the glitch amplitude can be made arbitrarily small by reducing the ramp rate of the power supply. For example, if the power supply is ramped to 5V in 1ms, the analog outputs rise less than 10mV above ground (typ) during power-on. See Power-On Reset Glitch in the Typical Performance Characteristics section.

### **Power Supply Sequencing**

The voltage at REF (Pin 6) should be kept within the range  $-0.3V \le V_{REF} \le V_{CC} + 0.3V$  (see Absolute Maximum Ratings). Particular care should be taken to observe these limits during power supply turn-on and turn-off sequences, when the voltage at V<sub>CC</sub> (Pin 9) is in transition.

### **Transfer Function**

The digital-to-analog transfer function is:

$$V_{OUT(IDEAL)} = \left(\frac{k}{2^N}\right) V_{REF}$$

where k is the decimal equivalent of the binary DAC input code, N is the resolution and  $V_{\text{REF}}$  is the voltage at REF (Pin 6).

### Serial Digital Interface

The LTC2606/LTC2616/LTC2626 communicate with a host using the standard 2-wire  $I^2C$  interface. The Timing Diagrams (Figures 1 and 2) show the timing relationship of the signals on the bus. The two bus lines, SDA and SCL, must be high when the bus is not in use. External pull-up resistors or current sources are required on these lines. The value of these pull-up resistors is dependent on the power supply and can be obtained from the  $I^2C$  specifications. For an  $I^2C$  bus operating in the fast mode, an active pull-up will be necessary if the bus capacitance is greater than 200pF.

The LTC2606/LTC2616/LTC2626 are receive-only (slave) devices. The master can write to the LTC2606/LTC2616/ LTC2626. The LTC2606/LTC2616/LTC2626 do not respond to a read from the master.

### The START (S) and STOP (P) Conditions

When the bus is not in use, both SCL and SDA must be high. A bus master signals the beginning of a communication to a slave device by transmitting a START condition. A START condition is generated by transitioning SDA from high to low while SCL is high.

When the master has finished communicating with the slave, it issues a STOP condition. A STOP condition is generated by transitioning SDA from low to high while SCL is high. The bus is then free for communication with another  $I^2C$  device.

#### Acknowledge

The Acknowledge signal is used for handshaking between the master and the slave. An Acknowledge (active LOW) generated by the slave lets the master know that the latest byte of information was received. The Acknowledge related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the Acknowledge clock pulse. The slave-receiver must pull down the SDA bus line during the Acknowledge clock pulse so that it remains a stable LOW during the HIGH period of this clock pulse. The LTC2606/LTC2616/LTC2626 respond to a write by a master in this manner. The LTC2606/LTC2616/ LTC2626 do not acknowledge a read (retains SDA HIGH during the period of the Acknowledge clock pulse).

#### **Chip Address**

The state of CA0, CA1 and CA2 decides the slave address of the part. The pins CA0, CA1 and CA2 can be each set to any one of three states:  $V_{CC}$ , GND or float. This results in 27 selectable addresses for the part. The slave address assignments are shown in Table 1.

#### Table 1. Slave Address Map

Table 1. Slave Audress Map									
CA2	CA1	CAO	A6	A5	A4	A3	A2	A1	AO
GND	GND	GND	0	0	1	0	0	0	0
GND	GND	FLOAT	0	0	1	0	0	0	1
GND	GND	V <sub>CC</sub>	0	0	1	0	0	1	0
GND	FLOAT	GND	0	0	1	0	0	1	1
GND	FLOAT	FLOAT	0	1	0	0	0	0	0
GND	FLOAT	V <sub>CC</sub>	0	1	0	0	0	0	1
GND	V <sub>CC</sub>	GND	0	1	0	0	0	1	0
GND	V <sub>CC</sub>	FLOAT	0	1	0	0	0	1	1
GND	V <sub>CC</sub>	V <sub>CC</sub>	0	1	1	0	0	0	0
FLOAT	GND	GND	0	1	1	0	0	0	1
FLOAT	GND	FLOAT	0	1	1	0	0	1	0
FLOAT	GND	V <sub>CC</sub>	0	1	1	0	0	1	1
FLOAT	FLOAT	GND	1	0	0	0	0	0	0
FLOAT	FLOAT	FLOAT	1	0	0	0	0	0	1
FLOAT	FLOAT	V <sub>CC</sub>	1	0	0	0	0	1	0
FLOAT	V <sub>CC</sub>	GND	1	0	0	0	0	1	1
FLOAT	V <sub>CC</sub>	FLOAT	1	0	1	0	0	0	0
FLOAT	V <sub>CC</sub>	V <sub>CC</sub>	1	0	1	0	0	0	1
V <sub>CC</sub>	GND	GND	1	0	1	0	0	1	0
V <sub>CC</sub>	GND	FLOAT	1	0	1	0	0	1	1
V <sub>CC</sub>	GND	V <sub>CC</sub>	1	1	0	0	0	0	0
V <sub>CC</sub>	FLOAT	GND	1	1	0	0	0	0	1
V <sub>CC</sub>	FLOAT	FLOAT	1	1	0	0	0	1	0
V <sub>CC</sub>	FLOAT	V <sub>CC</sub>	1	1	0	0	0	1	1
V <sub>CC</sub>	V <sub>CC</sub>	GND	1	1	1	0	0	0	0
V <sub>CC</sub>	V <sub>CC</sub>	FLOAT	1	1	1	0	0	0	1
V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	1	1	1	0	0	1	0
	BAL ADDR	ESS	1	1	1	0	0	1	1

In addition to the address selected by the address pins, the parts also respond to a global address. This address allows a common write to all LTC2606, LTC2616 and LTC2626 parts to be accomplished with one 3-byte write transaction on the  $l^2C$  bus. The global address is a 7-bit on-chip hardwired address and is not selectable by CAO, CA1 and CA2.

The addresses corresponding to the states of CAO, CA1 and CA2 and the global address are shown in Table 1. The maximum capacitive load allowed on the address pins (CAO, CA1 and CA2) is 10pF, as these pins are driven during address detection to determine if they are floating.

#### Write Word Protocol

The master initiates communication with the LTC2606/ LTC2616/LTC2626 with a START condition and a 7-bit slave address followed by the Write bit (W) = 0. The LTC2606/ LTC2616/LTC2626 acknowledges by pulling the SDA pin low at the 9th clock if the 7-bit slave address matches the address of the parts (set by CA0, CA1 and CA2) or the global address. The master then transmits three bytes of data. The LTC2606/LTC2616/LTC2626 acknowledges each byte of data by pulling the SDA line low at the 9th clock of each data byte transmission. After receiving three complete bytes of data, the LTC2606/LTC2616/LTC2616/LTC2626 executes the command specified in the 24-bit input word.

If more than three data bytes are transmitted after a valid 7-bit slave address, the LTC2606/LTC2616/LTC2626 do not acknowledge the extra bytes of data (SDA is high during the 9th clock).

The format of the three data bytes is shown in Figure 3. The first byte of the input word consists of the 4-bit command and four don't care bits. The next two bytes consist of the 16-bit data word. The 16-bit data word consists of the 16-, 14- or 12-bit input code, MSB to LSB, followed by 0, 2 or 4 don't care bits (LTC2606, LTC2616 and LTC2626 respectively). A typical LTC2606 write transaction is shown in Figure 4.

The command assignments (C3-C0) are shown in Table 2. The first four commands in the table consist of write and update operations. A write operation loads a 16-bit data word from the 32-bit shift register into the input register. In an update operation, the data word is copied from the input register to the DAC register and converted to an analog voltage at the DAC output. The update operation also powers up the DAC if it had been in power-down mode. The data path and registers are shown in the Block Diagram.

#### Power-Down Mode

For power-constrained applications, power-down mode can be used to reduce the supply current whenever the DAC output is not needed. When in power-down, the buffer amplifier, bias circuit and reference input is disabled and draws essentially zero current. The DAC output is put into



write word Protocol for L102606		
( S X SLAVE ADDRESS X W X A X1ST D	ATA BYTE X A X2ND DATA BYTE X A X3RD	DATA BYTEX A X P
Input Word (LTC2606)	INPUT WORD	
$(\underline{C3}\underline{C2}\underline{C1}\underline{C0}\underline{X}\underline{X}\underline{X}\underline{X}\underline{X}\underline{X}\underline{X}\underline{X}\underline{X}X$	D15XD14XD13XD12XD11XD10XD9XD8	
1ST DATA BYTE	2ND DATA BYTE	3RD DATA BYTE
Input Word (LTC2616)		
(C3)(C2)(C1)(C0)(X)(X)(X)(X)(X)(X)(X)(X)(X)(X)(X)(X)(X)		
1ST DATA BYTE	2ND DATA BYTE	3RD DATA BYTE
Input Word (LTC2626)		
	D11 <b>X</b> D10 <b>X</b> D9 <b>X</b> D8 <b>X</b> D7 <b>X</b> D6 <b>X</b> D5 <b>X</b> D4	
1ST DATA BYTE	2ND DATA BYTE	3RD DATA BYTE 2606 F03

Write Word Protocol for | TC2606/| TC2616/| TC1626

#### Figure 3

Table 2				
COMMAND*				
C3	C2	C1	CO	
0	0	0	0	Write to Input Register
0	0	0	1	Update (Power Up) DAC Register
0	0	1	1	Write to and Update (Power Up)
0	1	0	0	Power Down
1	1	1	1	No Operation

\* Command codes not shown are reserved and should not be used.

a high impedance state, and the output pin is passively pulled to ground through 90k resistors. Input- and DACregister contents are not disturbed during power-down.

The DAC channel can be put into power-down mode by using command  $0100_b$ . The 16-bit data word is ignored. The supply and reference currents are reduced to almost zero when the DAC is powered down; the effective resistance at REF becomes a high impedance input (typically > 1G $\Omega$ ).

Normal operation can be resumed by executing any command which includes a DAC update, as shown in Table 2 or performing an asychronous update (LDAC) as described in the next section. The DAC is powered up as its voltage output is updated. When the DAC in powereddown state is powered up and updated, normal settling is delayed. The main bias generation circuit block has been automatically shut down in addition to the DAC amplifier and reference input and so the power up delay time is

 $12\mu s$  (for V<sub>CC</sub> = 5V) or  $30\mu s$  (for V<sub>CC</sub> = 3V)

#### Asynchronous DAC Update Using LDAC

In addition to the update commands shown in Table 2, the LDAC pin asynchronously updates the DAC register with the contents of the input register. Asynchronous update is disabled when the input word is being clocked into the part.

If a com<u>plete</u> input word has been written to the part, a low on the LDAC pin causes the DAC register to be updated with the contents of the input register.

If the input word is being written to the part, a low going pulse on the LDAC pin before the completion of three bytes of data powers up the DAC but does not cause the output to be updated. If LDAC remains low after a complete input word has been written to the part, then LDAC is recognized, the command specified in the 24-bit word just transferred is executed and the DAC output is updated.

The DAC is powered up when  $\overline{\text{LDAC}}$  is taken low, independent of any activity on the I<sup>2</sup>C bus.

If LDAC is low at the falling edge of the 9th clock of the 3rd byte of data, it inhibits any software power-down command that was specified in the input word.

### Voltage Output

The rail-to-rail amplifier has guaranteed load regulation when sourcing or sinking up to 15mA at 5V (7.5mA at 3V).

Load regulation is a measure of the amplifier's ability to maintain the rated voltage accuracy over a wide range of load conditions. The measured change in output voltage per milliampere of forced load current change is expressed in LSB/mA.

DC output impedance is equivalent to load regulation, and may be derived from it by simply calculating a change in units from LSB/mA to Ohms. The amplifiers' DC output impedance is  $0.050\Omega$  when driving a load well away from the rails.

When drawing a load current from either rail, the output voltage headroom with respect to that rail is limited by the  $25\Omega$  typical channel resistance of the output devices; e.g., when sinking 1mA, the minimum output voltage =  $25\Omega \cdot 1\text{mA} = 25\text{mV}$ . See the graph Headroom at Rails vs Output Current in the Typical Performance Characteristics section.

The amplifier is stable driving capacitive loads of up to 1000pF.

#### **Board Layout**

The excellent load regulation performance is achieved in part by keeping "signal" and "power" grounds separated internally and by reducing shared internal resistance.

The GND pin functions both as the node to which the reference and output voltages are referred and as a return path for power currents in the device. Because of this, careful thought should be given to the grounding scheme and board layout in order to ensure rated performance.

The PC board should have separate areas for the analog and digital sections of the circuit. This keeps digital signals away

from sensitive analog signals and facilitates the use of separate digital and analog ground planes which have minimal capacitive and resistive interaction with each other.

Digital and analog ground planes should be joined at only one point, establishing a system star ground as close to the device's ground pin as possible. Ideally, the analog ground plane should be located on the component side of the board, and should be allowed to run under the part to shield it from noise. Analog ground should be a continuous and uninterrupted plane, except for necessary lead pads and vias, with signal traces on another layer.

The GND pin of the part should be connected to analog ground. Resistance from the GND pin to system star ground should be as low as possible. Resistance here will add directly to the effective DC output impedance of the device (typically  $0.050\Omega$ ). Note that the LTC2606/LTC2616/LTC2626 are no more susceptible to these effects than other parts of their type; on the contrary, they allow layout-based performance improvements to shine rather than limiting attainable performance with excessive internal resistance.

#### **Rail-to-Rail Output Considerations**


In any rail-to-rail voltage output device, the output is limited to voltages within the supply range.

Since the analog output of the device cannot go below ground, it may limit for the lowest codes as shown in Figure 5b. Similarly, limiting can occur near full scale when the REF pin is tied to  $V_{CC}$ . If  $V_{REF} = V_{CC}$  and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at  $V_{CC}$  as shown in Figure 5c. No full-scale limiting can occur if  $V_{REF}$  is less than  $V_{CC} - FSE$ .

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.



26061626



# LTC2606/LTC2616/LTC2626

LTC2606/LTC2616/LTC2626





Figure 5. Effects of Rail-to-Rail Operation on a DAC Transfer Curve. (a) Overall Transfer Function (b) Effect of Negative Offset for Codes Near Zero Scale (c) Effect of Positive Full-Scale Error for Codes Near Full Scale



### PACKAGE DESCRIPTION



DD Package 10-Lead Plastic DFN (3mm × 3mm) (Reference LTC DWG # 05-08-1699)

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-2).

CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT 2. ALL DIMENSIONS ARE IN MILLIMETERS

3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE


MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 4. EXPOSED PAD SHALL BE SOLDER PLATED

5. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



# TYPICAL APPLICATION

Demo Circuit Schematic. Onboard 20-Bit ADC Measures Key Performance Parameters



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1458/LTC1458L	Quad 12-Bit Rail-to-Rail Output DACs with Added Functionality	LTC1458: $V_{CC}$ = 4.5V to 5.5V, $V_{OUT}$ = 0V to 4.096V LTC1458L: $V_{CC}$ = 2.7V to 5.5V, $V_{OUT}$ = 0V to 2.5V
LTC1654	Dual 14-Bit Rail-to-Rail V <sub>OUT</sub> DAC	Programmable Speed/Power, 3.5µs/750µA, 8µs/450µA
LTC1655/LTC1655L	Single 16-Bit V <sub>OUT</sub> DACs with Serial Interface in SO-8	$V_{CC} = 5V(3V)$ , Low Power, Deglitched
LTC1657/LTC1657L	Parallel 5V/3V 16-Bit V <sub>OUT</sub> DACs	Low Power, Deglitched, Rail-to-Rail V <sub>OUT</sub>
LTC1660/LTC1665	Octal 10/8-Bit V <sub>OUT</sub> DACs in 16-Pin Narrow SSOP	V <sub>CC</sub> = 2.7V to 5.5V, Micropower, Rail-to-Rail Output
LTC1821	Parallel 16-Bit Voltage Output DAC	Precision 16-Bit Settling in 2µs for 10V Step
LTC2600/LTC2610 LTC2620	Octal 16-/14-/12-Bit V <sub>OUT</sub> DACs in 16-Lead SSOP	250µA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output, SPI Serial Interface
LTC2601/LTC2611 LTC2621	Single 16-/14-/12-Bit V <sub>OUT</sub> DACs in 10-Lead DFN	250µA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output, SPI Serial Interface
LTC2602/LTC2612 LTC2622	Dual 16-/14-/12-Bit V <sub>OUT</sub> DACs in 8-Lead MSOP	300µA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output, SPI Serial Interface
LTC2604/LTC2614 LTC2624	Quad 16-/14-/12-Bit V <sub>OUT</sub> DACs in 16-Lead SSOP	250µA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output, SPI Serial Interface



