

# LTC2601/LTC2611/LTC2621

# 16-/14-/12-Bit Rail-to-Rail DACs in 10-Lead DFN

### **FEATURES**

Smallest Pin-Compatible Single DACs:

LTC2601: 16 Bits LTC2611: 14 Bits LTC2621: 12 Bits

- Guaranteed Monotonic Over Temperature
- Wide 2.5V to 5.5V Supply Range
- Low Power Operation: 300µA at 3V
- Power Down to 1µA, Max
- High Rail-to-Rail Output Drive (±15mA, Min)
- Double-Buffered Data Latches
- Asynchronous DAC Update Pin
- Tiny (3mm × 3mm) 10-Lead DFN Package

### **APPLICATIONS**

- Mobile Communications
- Process Control and Industrial Automation
- Instrumentation
- Automatic Test Equipment

### DESCRIPTION

The LTC®2601/LTC2611/LTC2621 are single 16-, 14- and 12-bit, 2.5V-to-5.5V rail-to-rail voltage output DACs in a 10-lead DFN package. They have built-in high performance output buffers and are guaranteed monotonic.


These parts establish new board-density benchmarks for 16- and 14-bit DACs and advance performance standards for output drive, and load regulation in single-supply, voltage-output multiples.

The parts use a simple SPI/MICROWIRE™ compatible 3-wire serial interface which can be operated at clock rates up to 50MHz. Daisy-chain capability, hardware CLR and asynchronous DAC update (LDAC) pins are included.


The LTC2601/LTC2611/LTC2621 incorporate a power-on reset circuit. During power-up, the voltage outputs rise less than 10mV above zero scale; and after power-up, they stay at zero scale until a valid write and update take place.

7, LTC and LT are registered trademarks of Linear Technology Corporation. MICROWIRE is a trademark of National Semiconductor Corporation. U.S. patent number 5396245.

# **BLOCK DIAGRAM**



#### Differential Nonlinearity (LTC2601)




2601f



# **ABSOLUTE MAXIMUM RATINGS**

(Note 1)
Any Pin to GND −0.3V to 6V
Any Pin to V <sub>CC</sub> 6V to 0.3V
Maximum Junction Temperature 125°C
Operating Temperature Range
LTC2601C/LTC2611C/LTC2621C 0°C to 70°C
LTC2601I/LTC2611I/LTC2621I40°C to 85°C
Storage Temperature Range65°C to 125°C
Lead Temperature (Soldering, 10 sec) 300°C

# PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ . REF = 4.096V ( $V_{CC} = 5V$ ), REF = 2.048V ( $V_{CC} = 2.5V$ ),  $V_{OUT}$  unloaded, unless otherwise noted.

				LTC2621			L	TC261	1	LTC2601			
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DC Perfori	mance												
	Resolution		•	12			14			16			Bits
	Monotonicity	(Note 2)	•	12			14			16			Bits
DNL	Differential Nonlinearity	(Note 2)	•			±0.5			±1			±1	LSB
INL	Integral Nonlinearity	(Note 2)	•		±0.8	±4		±3	±16		±13	±64	LSB
	Load Regulation	V <sub>REF</sub> = V <sub>CC</sub> = 5V, Midscale I <sub>OUT</sub> = 0mA to 15mA Sourcing I <sub>OUT</sub> = 0mA to 15mA Sinking	•		0.03 0.04			0.10 0.15	0.5 0.5		0.45 0.60	2 2	LSB/mA LSB/mA
		$V_{REF} = V_{CC} = 2.5V$ , Midscale $I_{OUT} = 0$ mA to 7.5mA Sourcing $I_{OUT} = 0$ mA to 7.5mA Sinking	•		0.06	0.25 0.25		0.2 0.3	1 1		0.9 1.2	4 4	LSB/mA LSB/mA
ZSE	Zero-Scale Error	Code = 0	•		1	9		1	9		1	9	mV
V <sub>OS</sub>	Offset Error	(Note 5)	•		±1.5	±9		±1.5	±9		±1.5	±9	mV
	V <sub>OS</sub> Temperature Coefficient				±5			±5			±5		μV/°C
GE	Gain Error		•		±0.03	±0.7		±0.1	±0.7		±0.05	±0.7	%FSR
	Gain Temperature Coefficient				±2			±2			±2		ppm/°C

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ . REF = 4.096V ( $V_{CC} = 5V$ ), REF = 2.048V ( $V_{CC} = 2.5V$ ),  $V_{OUT}$  unloaded, unless otherwise noted.

					LTC2611/L		
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
PSR	Power Supply Rejection	$V_{CC} = 5V \pm 10\%$			-80		dB
		$V_{CC} = 3V \pm 10\%$	•		-80		dB
R <sub>OUT</sub>	DC Output Impedance	$V_{REF} = V_{CC} = 5V$ , Midscale; $-15mA \le I_{OUT} \le 15mA$	•		0.04	0.15	Ω
-		$V_{REF} = V_{CC} = 2.5V$ , Midscale; $-7.5$ mA $\leq I_{OUT} \leq 7.5$ mA	•		0.05	0.15	Ω
$I_{SC}$	Short-Circuit Output Current	$V_{CC} = 5.5V, V_{REF} = 5.5V$		46	0.5		
		Code: Zero Scale; Forcing Output to V <sub>CC</sub> Code: Full Scale; Forcing Output to GND		15 15	35 39	60 60	mA mA
		· · · · · · · · · · · · · · · · · · ·	•	10	38	00	IIIA
		V <sub>CC</sub> = 2.5V, V <sub>REF</sub> = 2.5V Code: Zero Scale; Forcing Output to V <sub>CC</sub>		7.5	20	50	mA
		Code: Full Scale; Forcing Output to GND	•	7.5	27	50	mA
Reference	e Input	, ,				l	
	Input Voltage Range		•	0		V <sub>CC</sub>	V
	Resistance	Normal Mode	•	88	124	160	kΩ
	Capacitance				15		pF
I <sub>REF</sub>	Reference Current, Power Down Mode	DAC Powered Down	•		0.001	1	μΑ
Power Su	pply						
$V_{CC}$	Positive Supply Voltage	For Specified Performance	•	2.5		5.5	V
$I_{CC}$	Supply Current	V <sub>CC</sub> = 5V (Note 3)	•		0.375	0.55	mA
		$V_{CC} = 3V \text{ (Note 3)}$	•		0.30	0.45	mA
		DAC Powered Down (Note 3) V <sub>CC</sub> = 5V DAC Powered Down (Note 3) V <sub>CC</sub> = 3V	•		0.40 0.10	1	μΑ
Digital I/O	<u> </u>	DAG Fometen Domit (Note 2) ACC = 2A	•		0.10	I	μΑ
V <sub>IH</sub>	Digital Input High Voltage	V <sub>CC</sub> = 2.5V to 5.5V		2.4			V
VIН	Digital Iliput riigii voltage	V <sub>CC</sub> = 2.5V to 3.5V V <sub>CC</sub> = 2.5V to 3.6V	•	2.4			V
$\overline{V_{IL}}$	Digital Input Low Voltage	V <sub>CC</sub> = 4.5V to 5.5V	•			0.8	V
IL.		V <sub>CC</sub> = 2.5V to 5.5V	•			0.6	V
V <sub>OH</sub>	Digital Output High Voltage	Load Current = −100μA	•	V <sub>CC</sub> - 0.4			V
$V_{0L}$	Digital Output Low Voltage	Load Current = +100μA	•			0.4	V
$I_{LK}$	Digital Input Leakage	V <sub>IN</sub> = GND to V <sub>CC</sub>	•			±1	μΑ
C <sub>IN</sub>	Digital Input Capacitance	(Note 4)	•			8	pF



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ . REF = 4.096V ( $V_{CC} = 5V$ ), REF = 2.048V ( $V_{CC} = 2.5V$ ),  $V_{OUT}$  unloaded, unless otherwise noted.

			LTC2621	LTC2611	LTC2601	
SYMBOL	PARAMETER	CONDITIONS	MIN TYP MAX	MIN TYP MAX	MIN TYP MAX	UNITS
AC Perfor	mance					
t <sub>S</sub>	Settling Time (Note 6)	±0.024% (±1LSB at 12 Bits) ±0.006% (±1LSB at 14 Bits) ±0.0015% (±1LSB at 16 Bits)	7	7 9	7 9 10	μs μs μs
	Settling Time for 1LSB Step (Note 7)	±0.024% (±1LSB at 12 Bits) ±0.006% (±1LSB at 14 Bits) ±0.0015% (±1LSB at 16 Bits)	2.7	2.7 4.8	2.7 4.8 5.2	μs μs μs
	Voltage Output Slew Rate		0.80	0.80	0.80	V/µs
	Capacitive Load Driving		1000	1000	1000	pF
	Glitch Impulse	At Midscale Transition	12	12	12	nV • s
	Multiplying Bandwidth		180	180	180	kHz
e <sub>n</sub>	Output Voltage Noise Density	At f = 1kHz At f = 10kHz	120 100	120 100	120 100	nV/√Hz nV/√Hz
	Output Voltage Noise	0.1Hz to 10Hz	15	15	15	μV <sub>P-P</sub>

# **TIMING CHARACTERISTICS** The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (See Figure 1) (Note 4)

			LTC260				
SYMBOL	PARAMETER	CONDITIONS			TYP	MAX	UNITS
$V_{CC} = 2.5$	/ to 5.5V						
t <sub>1</sub>	SDI Valid to SCK Setup		•	4			ns
t <sub>2</sub>	SDI Valid to SCK Hold		•	4			ns
t <sub>3</sub>	SCK High Time		•	9			ns
t <sub>4</sub>	SCK Low Time		•	9			ns
t <sub>5</sub>	CS/LD Pulse Width		•	10			ns
t <sub>6</sub>	LSB SCK High to CS/LD High		•	7			ns
t <sub>7</sub>	CS/LD Low to SCK High		•	7			ns
t <sub>8</sub>	SDO Propagation Delay from SCK Falling Edge	$C_{LOAD} = 10pF$ $V_{CC} = 4.5V \text{ to } 5.5V$ $V_{CC} = 2.5V \text{ to } 5.5V$	•			20 45	ns ns
t <sub>9</sub>	CLR Pulse Width		•	20			ns
t <sub>10</sub>	CS/LD High to SCK Positive Edge		•	7			ns
t <sub>12</sub>	LDAC Pulse Width		•	15			ns
t <sub>13</sub>	CS/LD High to LDAC High or Low Transition		•	200			ns
	SCK Frequency	50% Duty Cycle	•			50	MHz

**Note 1:** Absolute maximum ratings are those values beyond which the life of a device may be impaired.

**Note 2:** Linearity and monotonicity are defined from code  $k_L$  to code  $2^N-1$ , where N is the resolution and  $k_L$  is given by  $k_L=0.016(2^N/V_{REF})$ , rounded to the nearest whole code. For  $V_{REF}=4.096V$  and N=16,  $k_L=256$  and linearity is defined from code 256 to code 65,535.

Note 3: Digital inputs at OV or V<sub>CC</sub>.

Note 4: Guaranteed by design and not production tested.

**Note 5:** Inferred from measurement at code  $K_L = 0.016(2^N/V_{REF})$  and at full scale.


Note 6:  $V_{CC}$  = 5V,  $V_{REF}$  = 4.096V. DAC is stepped 1/4 scale to 3/4 scale and 3/4 scale to 1/4 scale. Load is 2k in parallel with 200pF to GND.


**Note 7:**  $V_{CC}$  = 5V,  $V_{REF}$  = 4.096V. DAC is stepped ±1LSB between half scale and half scale – 1. Load is 2k in parallel with 200pF to GND.


LINEAR TECHNOLOGY


#### LTC2601


























 $V_{CC} = 5V, V_{REF} = 4.096V$ CODE 512 TO 65535 STEP AVERAGE OF 2048 EVENTS


#### LTC2611










#### LTC2621










### LTC2601/LTC2611/LTC2621











### LTC2601/LTC2611/LTC2621


























# Headroom at Rails vs Output Current






### LTC2601/LTC2611/LTC2621


Supply Current vs Logic Voltage




### Hardware CLR




### **Multiplying Bandwidth**




#### Output Voltage Noise, 0.1Hz to 10Hz



# Short-Circuit Output Current vs V<sub>OUT</sub> (Sinking)



# Short-Circuit Output Current vs V<sub>OUT</sub> (Sourcing)



LINEAR

### PIN FUNCTIONS

**SDO** (**Pin 1**): Serial Interface Data Output. The serial output of the shift register appears at the SDO pin. The data transferred to the device via the SDI pin is delayed 32 SCK rising edges before being output at the next falling edge. This pin is used for daisy-chain operation.

**SDI (Pin 2):** Serial Interface Data Input. Data is applied to SDI for transfer to the device at the rising edge of SCK (Pin 3). The LTC2601 accepts input word lengths of either 24 or 32 bits.

**SCK (Pin 3):** Serial Interface Clock Input. CMOS and TTL compatible.

**CLR** (**Pin 4**): Asynchronous Clear Input. A logic low at this level-triggered input clears all registers and causes the DAC voltage outputs to drop to OV. CMOS and TTL compatible.

**CS/LD** (Pin 5): Serial Interface Chip Select/Load Input. When CS/LD is low, SCK is enabled for shifting data on SDI

into the register. When CS/LD is taken high, SCK is disabled and the specified command (see Table 1) is executed.

**REF (Pin 6):** Reference Voltage Input.  $0V \le V_{RFF} \le V_{CC}$ .

 $V_{OUT}$  (Pin 7): DAC Analog Voltage Output. The output range is 0V to  $V_{REF}$ .

GND (Pin 8): Analog Ground.


**V<sub>CC</sub>** (**Pin 9**): Supply Voltage Input.  $2.5V \le V_{CC} \le 5.5V$ .

**LDAC** (**Pin 10**): Asynchronous DAC Update Pin. If  $\overline{\text{CS}}/\text{LD}$  is high, a falling edge on  $\overline{\text{LDAC}}$  immediately updates the DAC register with the contents of the input register (similar to a software update). If  $\overline{\text{CS}}/\text{LD}$  is low when  $\overline{\text{LDAC}}$  goes low, the DAC register is updated after  $\overline{\text{CS}}/\text{LD}$  returns high. A low on the  $\overline{\text{LDAC}}$  pin powers up the DAC. A software power down command is ignored if  $\overline{\text{LDAC}}$  is low.

**Exposed Pad (Pin 11):** Ground. Must be soldered to PCB ground.



# **BLOCK DIAGRAM**



# **TIMING DIAGRAMS**




Figure 1a




Figure 1b

#### Power-On Reset

The LTC2601/LTC2611/LTC2621 clear the outputs to zero scale when power is first applied, making system initialization consistent and repeatable.

For some applications, downstream circuits are active during DAC power-up, and may be sensitive to nonzero outputs from the DAC during this time. The LTC2601/LTC2611/LTC2621 contain circuitry to reduce the power-on glitch; furthermore, the glitch amplitude can be made arbitrarily small by reducing the ramp rate of the power supply. For example, if the power supply is ramped to 5V in 1ms, the analog outputs rise less than 10mV above ground (typ) during power-on. See Power-On Reset Glitch in the Typical Performance Characteristics section.

### **Power Supply Sequencing**

The voltage at REF (Pin 6) should be kept within the range  $-0.3V \le V_{REF} \le V_{CC} + 0.3V$  (see Absolute Maximum Ratings). Particular care should be taken to observe these limits during power supply turn-on and turn-off sequences, when the voltage at  $V_{CC}$  (Pin 16) is in transition.

### **Transfer Function**

The digital-to-analog transfer function is:

$$V_{OUT(IDEAL)} = \left(\frac{k}{2^N}\right) V_{REF}$$

where k is the decimal equivalent of the binary DAC input code, N is the resolution and  $V_{REF}$  is the voltage at REF (Pin 6).

#### **Serial Interface**

The  $\overline{\text{CS}}/\text{LD}$  input is level triggered. When this input is taken low, it acts as a chip-select signal, powering-on the SDI and SCK buffers and enabling the input shift register. Data (SDI input) is transferred at the next 24 rising SCK edges. The 4-bit command, C3-C0, is loaded first; then 4 don't care bits; and finally the 16-bit data word. The data word comprises the 16-, 14- or 12-bit input code, ordered MSB-to-LSB, followed by 0, 2 or 4 don't care bits (LTC2601, LTC2611 and LTC2621 respectively). Data can only be transferred to the device when the  $\overline{\text{CS}}/\text{LD}$  signal is low. The rising edge of  $\overline{\text{CS}}/\text{LD}$  ends the data transfer and causes the

device to execute the command specified in the 24-bit input word. The complete sequence is shown in Figure 2a.

The command (C3-C0) assignments are shown in Table 1. The first four commands in the table consist of write and update operations. A write operation loads a 16-bit data word from the 32-bit shift register into the input register of the DAC. In an update operation, the data word is copied from the input register to the DAC register and converted to an analog voltage at the DAC output. The update operation also powers up the DAC if it had been in power-down mode. The data path and registers are shown in the Block Diagram.

While the minimum input word is 24 bits, it may optionally be extended to 32 bits. To use the 32-bit word width, 8 don't-care bits are transferred to the device first, followed by the 24-bit word as just described. Figure 2b shows the 32-bit sequence. The 32-bit word is required for daisy-chain operation, and is also available to accommodate microprocessors which have a minimum word width of 16 bits (2 bytes).

### **Daisy-Chain Operation**

The serial output of the shift register appears at the SDO pin. Data transferred to the device from the SDI input is delayed 32 SCK rising edges before being output at the next SCK falling edge.

The SDO output can be used to facilitate control of multiple serial devices from a single 3-wire serial port (i.e., SCK, SDI and CS/LD). Such a "daisy chain" series is configured by connecting SDO of each upstream device to SDI of the next device in the chain. The shift registers of the devices are thus connected in series, effectively forming a single input shift register which extends through the entire chain.

Table 1.

COMMAND*				
C3	C2	C1	CO	
0	0	0	0	Write to Input Register
0	0	0	1	Update (Power Up) DAC Register
0	0	1	1	Write to and Update (Power Up)
0	1	0	0	Power Down
1	1	1	1	No Operation


<sup>\*</sup>Command codes not shown are reserved and should not be used.




# LTC2601/LTC2611/LTC2621

### **OPERATION**


**INPUT WORD (LTC2601)** 



**INPUT WORD (LTC2611)** 



**INPUT WORD (LTC2621)** 



Because of this, the devices can be addressed and controlled individually by simply concatenating their input words; the first instruction addresses the last device in the chain and so forth. The SCK and  $\overline{\text{CS}}/\text{LD}$  signals are common to all devices in the series.

In use,  $\overline{\text{CS}}/\text{LD}$  is first taken low. Then the concatenated input data is transferred to the chain, using SDI of the first device as the data input. When the data transfer is complete,  $\overline{\text{CS}}/\text{LD}$  is taken high, which executes the commands specified for each of the devices simultaneously. A single device can be controlled by using the no-operation command (1111) for the other devices in the chain.

### **Power-Down Mode**

For power-constrained applications, power-down mode can be used to reduce the supply current whenever the DAC output is not needed. When in power-down, the buffer amplifier, bias circuit and reference input is disabled and draws essentially zero current. The DAC output is put into a high impedance state, and the output pin is passively pulled to ground through 90k resistors. Input-and DAC-register contents are not disturbed during power-down.

The DAC can be put into power-down mode by using command 0100<sub>b</sub>. The 16-bit data word is ignored. The supply and reference currents are reduced to almost zero when the DAC is powered down; the effective resistance at

REF rises accordingly becoming a high impedance input (typically  $> 1G\Omega$ ).

Normal operation can be resumed by executing any command which includes a DAC update, as shown in Table 1 or performing an asynchronous update ( $\overline{LDAC}$ ) as described in the next section. The DAC is powered up as its voltage output is updated. When the DAC in powered-down state is powered up and updated, normal settling is delayed. The main bias generation circuit block has been automatically shut down in addition to the DAC amplifier and reference input and so the power up delay time is  $12\mu s$  (for  $V_{CC} = 5V$ ) or  $30\mu s$  (for  $V_{CC} = 3V$ ).

# Asynchronous DAC Update Using LDAC

In addition to the update commands shown in Table 1, the LDAC pin asynchronously updates the DAC register with the contents of the input register.

If  $\overline{\text{CS}}/\text{LD}$  is high, a low on the  $\overline{\text{LDAC}}$  pin causes the DAC register to be updated with the contents of the input register.

If  $\overline{\text{CS}}/\text{LD}$  is low, a low going pulse on the  $\overline{\text{LDAC}}$  pin before the rising edge of  $\overline{\text{CS}}/\text{LD}$  powers up the DAC but does not cause the output to be updated. If  $\overline{\text{LDAC}}$  remains low after the rising edge of  $\overline{\text{CS}}/\text{LD}$ , then  $\overline{\text{LDAC}}$  is recognized, the command specified in the 24-bit word just transferred is executed and the DAC output is updated.

2601f



The DAC is powered  $\underline{up}$  when  $\overline{LDAC}$  is taken low, independent of the state of  $\overline{CS}/LD$ .

If  $\overline{\text{LDAC}}$  is low at the time  $\overline{\text{CS}}/\text{LD}$  goes high, it inhibits any software power-down command that was specified in the input word.

### **Voltage Outputs**

The rail-to-rail amplifier contained in these parts has guaranteed load regulation when sourcing or sinking up to 15mA at 5V (7.5mA at 3V).

Load regulation is a measure of the amplifier's ability to maintain the rated voltage accuracy over a wide range of load conditions. The measured change in output voltage per milliampere of forced load current change is expressed in LSB/mA.

DC output impedance is equivalent to load regulation, and may be derived from it by simply calculating a change in units from LSB/mA to Ohms. The amplifier's DC output impedance is  $0.05\Omega$  when driving a load well away from the rails.

When drawing a load current from either rail, the output voltage headroom with respect to that rail is limited by the  $25\Omega$  typical channel resistance of the output devices; e.g., when sinking 1mA, the minimum output voltage =  $25\Omega \bullet 1\text{mA} = 25\text{mV}$ . See the graph Headroom at Rails vs Output Current in the Typical Performance Characteristics section.

The amplifier is stable driving capacitive loads of up to 1000pF.

### **Board Layout**

The excellent load regulation of these devices is achieved in part by keeping "signal" and "power" grounds separated internally and by reducing shared internal resistance.

The GND pin functions both as the node to which the reference and output voltages are referred and as a return path for power currents in the device. Because of this.

careful thought should be given to the grounding scheme and board layout in order to ensure rated performance.

The PC board should have separate areas for the analog and digital sections of the circuit. This keeps digital signals away from sensitive analog signals and facilitates the use of separate digital and analog ground planes which have minimal capacitive and resistive interaction with each other.

Digital and analog ground planes should be joined at only one point, establishing a system star ground as close to the device's ground pin as possible. Ideally, the analog ground plane should be located on the component side of the board, and should be allowed to run under the part to shield it from noise. Analog ground should be a continuous and uninterrupted plane, except for necessary lead pads and vias, with signal traces on another layer.

The GND pin of the part should be connected to analog ground. Resistance from the GND pin to system star ground should be as low as possible. Resistance here will add directly to the effective DC output impedance of the device (typically  $0.05\Omega$ ). Note that the LTC2601/LTC2611/LTC2621 are no more susceptible to these effects than other parts of their type; on the contrary, they allow layout-based performance improvements to shine rather than limiting attainable performance with excessive internal resistance.


#### **Rail-to-Rail Output Considerations**

In any rail-to-rail voltage output device, the output is limited to voltages within the supply range.

Since the analog output of the device cannot go below ground, it may limit for the lowest codes as shown in Figure 3b. Similarly, limiting can occur near full scale when the REF pin is tied to  $V_{CC}$ . If  $V_{REF} = V_{CC}$  and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at  $V_{CC}$  as shown in Figure 3c. No full-scale limiting can occur if  $V_{RFF}$  is less than  $V_{CC}$  – FSE.

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.





SDI



Figure 2b. LTC2601 32-Bit Load Sequence (Required for Daisy-Chain Operation). LTC2611 SDI/SDO Data Word: 14-Bit Input Code + 2 Don't-Care Bits; LTC2621 SDI/SDO Data Word: 12-Bit Input Code + 4 Don't-Care Bits





Figure 3. Effects of Rail-to-Rail Operation On the DAC Transfer Curve. (a) Overall Transfer Function (b) Effect of Negative Offset for Codes Near Zero Scale (c) Effect of Positive Full-Scale Error for Codes Near Full Scale

## PACKAGE DESCRIPTION

### DD Package 10-Lead Plastic DFN (3mm×3mm)

(Reference LTC DWG # 05-08-1699)



**RECOMMENDED** SOLDER PAD PITCH AND DIMENSIONS


#### NOTE:

- $1.\ \mathsf{DRAWING}\ \mathsf{TO}\ \mathsf{BE}\ \mathsf{MADE}\ \mathsf{A}\ \mathsf{JEDEC}\ \mathsf{PACKAGE}\ \mathsf{OUTLINE}\ \mathsf{M0-229}\ \mathsf{VARIATION}\ \mathsf{OF}\ (\mathsf{WEED-2}).$
- CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



# TYPICAL APPLICATION

Demo Circuit DC777 Schematic. Onboard 20-Bit ADC Measures Key Performance Parameters



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1458/LTC1458L	Quad 12-Bit Rail-to-Rail Output DACs with Added Functionality	LTC1458: $V_{CC}$ = 4.5V to 5.5V, $V_{OUT}$ = 0V to 4.096V LTC1458L: $V_{CC}$ = 2.7V to 5.5V, $V_{OUT}$ = 0V to 2.5V
LTC1654	Dual 14-Bit Rail-to-Rail V <sub>OUT</sub> DAC	Programmable Speed/Power, 3.5μs/750μA, 8μs/450μA
LTC1655/LTC1655L	Single 16-Bit V <sub>OUT</sub> DACs with Serial Interface in SO-8	V <sub>CC</sub> = 5V(3V), Low Power, Deglitched
LTC1657/LTC1657L	Parrallel 5V/3V 16-Bit V <sub>OUT</sub> DACs	Low Power, Deglitched, Rail-to-Rail V <sub>OUT</sub>
LTC1660/LTC1665	Octal 10/8-Bit V <sub>OUT</sub> DACs in 16-Pin Narrow SSOP	V <sub>CC</sub> = 2.7V to 5.5V, Micropower, Rail-to-Rail Output
LTC1661	Dual 10-Bit V <sub>OUT</sub> DAC 8-Lead MSOP	Micropower Rail-to-Rail Output, 3-Wire Interface
LTC1662	Dual 10-Bit V <sub>OUT</sub> DAC 8-Lead MSOP	Ultralow Power, Rail-to-Rail Output
LTC1663	Single 10-Bit V <sub>OUT</sub> DAC in SOT-23	SMBus Interface, Pin-for-Pin Compatible with LTC1669
LTC1664	Quad 10-Bit V <sub>OUT</sub> DAC 16-Lead SSOP	Micropower Rail-to-Rail Output, 3-Wire Interface
LTC1669	Single 10-Bit VOUT DAC 5-Lead SOT-23	Pin-for-Pin Compatible with LTC1663
LTC1821	Parallel 16-Bit Voltage Output DAC	Precision 16-Bit Settling in 2µs for 10V Step
LTC2600/LTC2610 LTC2620	Octal 16-/14-/12-Bit V <sub>OUT</sub> DACs in 16-Lead SSOP	250µA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output
LTC2602/LTC2612 LTC2622	Dual 16-/14-/12-Bit V <sub>OUT</sub> DACs in 8-Lead MSOP	300µA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output
LTC2604/LTC2614 LTC2624	Quad 16-/14-/12-Bit V <sub>OUT</sub> DACs in 16-Lead SSOP	250µA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output