



## Description


The GCD1001S is a clock driver for the vertical register drive of CCD.

GCD1001S is well suited for the B/W or color CCD camera/camcorder in NTSC or PAL system.

## Feature

- 4 channel vertical clock driver and 1 channel substrate driver.
- Implemented with high voltage(50V) and high performance CMOS process.

## Pin Configuration

**16SSOP**

## Absolute Maximum Ratings ( $T_a = 25^\circ\text{C}$ )


Parameter	Symbol	Rating	Unit
Supply Voltage	$V_{ss}$ $V_{DD}$ , $V_{P0}$ , $V_{P1}$	Reference voltage $V_{ss}-0.3$ to $V_{ss}+35$	V V
Input voltage	$V_I$	$V_{ss}-0.3$ to $V_{DD}+0.3$	V
Output voltage	$V_{O2}$ , $V_{O4}$ $V_{O1}$ , $T_{O3}$ , $T_{Sub}$	$V_{ss}-0.3$ to $VP_0+0.3$ $V_{ss}-0.3$ to $VP_1+0.3$	V V
Operating temperature	$T_{OPR}$	-25 to +85	°C
Storage temperature	$T_{STG}$	-40 to +125	°C

## Recommended Operating Conditions

Parameter	Symbol	Rating	Unit
Supply Voltage	$V_{DD}$ $V_{P0}$ $V_{P1}$	$V_{ss}+15$ $V_{ss}+10$ $V_{ss}+25$	V V V
Operating temperature	$T_{OPR}$	-20 to +75	°C



## Block Diagram and Pin Configuration (Top View)



## Truth Table

Input				Output		
$\overline{Vi1,3}$	$\overline{ViS1,2}$	$\overline{Vi2,4}$	$\overline{ViSub}$	$V01,3$	$V02,4$	$V_{sub}$
L	L			VP1		
L	H			VP0		
H	L			*Z		
H	H			VSS		
		L			VP0	
		H			VSS	
			L			VP1
			H			VSS

\*Z is high impedance.

## DC Characteristics ( $T_A=25^\circ C$ , $V_{DD}=5V$ , $VSS=-10V$ , $VP0=0V$ , $VP1=15V$ )

Item	Symbol	Test Condition	Min	Typ	Max	Unit
Input high voltage	$V_{IP1}$		3.5			V
Input low voltage	$V_{ISS}$				1.5	V
Output high voltage	$V_{OP1}$	$I_{OP1} = -20 \mu A$	14.9	15		V
Output middle voltage	$V_{OP0}$	$I_{OP0} = -20 \mu A$		0	0.1	V
Output middle voltage	$V_{OP0}$	$I_{OP0} = 20 \mu A$	-0.1	0		V
Output low voltage	$V_{OSS}$	$I_{OSS} = 20 \mu A$		-10	-9.9	V
Input current	$I_{IN}$			1.0		$\mu A$
Power supply current	$I_P0$		0.3	0.5		mA
Power supply current	$I_{PI}$		0.15	0.3		mA
Power supply current	$I_P0$		4.5	5.0		mA



## Pin Description

No.	Symbol	I/O	Description
1	$\overline{Vi_2}$	I	Output control (V02)
2	$\overline{Vi_1}$	I	Output control (V01)
3	$\overline{Vi_{S1}}$	I	Output control (V01)
4	$\overline{Vi_3}$	I	Output control (V03)
5	$\overline{Vi_{S2}}$	I	Output control (V03)
6	$\overline{Vi_4}$	I	Output control (V04)
7	$\overline{Vi_{SUB}}$	I	Output control (VSub)
8	VDD	-	Power supply (5V)
9	VP1	-	Power supply (15V)
10	V <sub>SUB</sub>	O	Output (2 level : VP1, VSS)
11	V <sub>Φ4</sub>	O	Output (2 level : VP0, VSS)
12	V <sub>Φ3</sub>	O	Output (3 level : VP1, VP0, VSS)
13	VP0	-	Power supply (0V)
14	V <sub>Φ1</sub>	O	Output (3 level : VP1, VP0, VSS)
15	V <sub>Φ2</sub>	O	Output (2 level : VP0, VSS)
16	VSS	-	Power supply (-10V)

## Switching Characteristics


(See the Test Circuit T<sub>A</sub> = 25°C, VP1=15V, VP0=0V, V<sub>DD</sub>=5V, VSS=-10V)

Item	Symbol	Conditions	Max.	Min.	Unit
Output Current	I <sub>L</sub>	V01 to 4 = -9.5V	-25		mA
Output Current	I <sub>M1</sub>	V01 to 4 = -0.5V		10	mA
Output Current	I <sub>M2</sub>	V01, 3 = 0.5V	-9		mA
Output Current	I <sub>H</sub>	V01, 3 = 14.5V		12	mA
Output Current	I <sub>SL</sub>	VSub = -9.5V	-12		mA
Output Current	I	VSub = 14.5V		12	mA
Rise time VSS → VP0	T <sub>TLM</sub>	V01 to 4 = -0.5V After input transient	1000		ns
Fall time VP0 → VSS	T <sub>TML</sub>	V01, 3 = -9.5V After input transient	1000		ns
Rise time VP0 → VP1	T <sub>TMH</sub>	V01, 3 = 14V After input transient	1000		ns
Fall time VP1 → VP0	T <sub>THM</sub>	V01, 3 = 1V After input transient	1000		ns
Rise time VP0 → VP1	T <sub>TLHH</sub>	VSub = 14V	200		ns
Fall time VP1 → VSS	T <sub>THHL</sub>	VSub = -9.5V	200		ns
Coupling amplitude (middle level)	V <sub>COM</sub>	V01 to 4	0.5		V
Coupling amplitude (low level)	V <sub>COL</sub>	V01 to 4	0.5		V

## Test Circuit

GCD5412

GCD1001S




**\* $(L, H)$**  means the on-status of the switch when  $a = "L"$ ,  $b = "H"$ .




## Test Circuit I/O Waveform Diagram

### Input waveform




### Output waveform






**Input waveform**  
(Receat Cycle 15.7kHz)




**Output waveform**





**LG Semicon. Co., LTD.**


## **Application Circuit I**





LG Semicon. Co., LTD.

Application Circuit II





## 16 SSOP

