

Data Sheet September 9, 2005 FN8183.1

Digitally Controlled Potentiometer (XDCP™)

The Intersil X9317 is a digitally controlled potentiometer (XDCP). The device consists of a resistor array, wiper switches, a control section, and nonvolatile memory. The wiper position is controlled by a 3-wire interface.

The potentiometer is implemented by a resistor array composed of 99 resistive elements and a wiper switching network. Between each element and at either end are tap points accessible to the wiper terminal. The position of the wiper element is controlled by the $\overline{\text{CS}}$, $\text{U}/\overline{\text{D}}$, and $\overline{\text{INC}}$ inputs. The position of the wiper can be stored in nonvolatile memory and then be recalled upon a subsequent power-up operation.

The device can be used as a three-terminal potentiometer for voltage control or as a two-terminal variable resistor for current control in a wide variety of applications.


Features

- · Solid-State Potentiometer
- · 3-Wire Serial Up/Down Interface
- · 100 Wiper Tap Points
 - Wiper position stored in nonvolatile memory and recalled on power-up
- · 99 Resistive Elements
 - Temperature compensated
 - End to end resistance range ±20%
- Low Power CMOS
 - V_{CC} = 2.7V to 5.5V, and 5V ±10%
 - Standby current < 1μA
- · High Reliability
 - Endurance, 100,000 data changes per bit
 - Register data retention, 100 years
- R_{TOTAL} Values = $1k\Omega$, $10k\Omega$, $50k\Omega$, $100k\Omega$
- Packages
 - 8 Ld SOIC, DIP, TSSOP, and MSOP
- Pb-Free Plus Anneal Available (RoHS Compliant)


Applications

- · LCD Bias Control
- · DC Bias Adjustment
- · Gain and Offset Trim
- · Laser Diode Bias Control
- · Voltage Regulator Output Control

Pinouts



X9317 (8 LD DIP, 8 LD SOIC, 8 LD MSOP) TOP VIEW



Ordering Information

PART NUMBER	PART MARKING	V _{CC} LIMITS (V)	R_{TOTAL} (k Ω)	TEMPERATURE RANGE (°C)	PACKAGE
X9317ZM8*		5 ±10%	1	0 to 70	8 Ld MSOP
X9317ZM8Z* (Note)	DDA			0 to 70	8 Ld MSOP (Pb-free)
X9317ZM8I*	AFI	_		-40 to 85	8 Ld MSOP
X9317ZM8IZ* (Note)	DCY	_		-40 to 85	8 Ld MSOP (Pb-free)
X9317ZP	X9317ZP			0 to 70	8 Ld PDIP
X9317ZS8*	X9317Z	_		0 to 70	8 Ld SOIC
X9317ZS8Z* (Note)	X9317Z Z			0 to 70	8 Ld SOIC (Pb-free)
X9317ZS8I*	X9317Z I			-40 to 85	8 Ld SOIC
X9317ZS8IZ* (Note)	X9317Z Z I			-40 to 85	8 Ld SOIC (Pb-free)
X9317ZV8*	9317Z			0 to 70	8 Ld TSSOP
X9317ZV8Z* (Note)	9317Z Z			0 to 70	8 Ld TSSOP (Pb-free)
X9317ZV8I*	317ZI			-40 to 85	8 Ld TSSOP
X9317ZV8IZ* (Note)	9317ZI Z			-40 to 85	8 Ld TSSOP (Pb-free)
X9317WM8*	ABF		10	0 to 70	8 Ld MSOP
X9317WM8Z* (Note)	DCW			0 to 70	8 Ld MSOP (Pb-free)
X9317WM8I*	ADS			-40 to 85	8 Ld MSOP
X9317WM8IZ* (Note)	DCT			-40 to 85	8 Ld MSOP (Pb-free)
X9317WP	X9317WP			0 to 70	8 Ld PDIP
X9317WPI	X9317WP I			-40 to 85	8 Ld PDIP
X9317WS8*	X9317W			0 to 70	8 Ld SOIC
X9317WS8Z* (Note)	X9317W Z			0 to 70	8 Ld SOIC (Pb-free)
X9317WS8I*	X9317W I			-40 to 85	8 Ld SOIC
X9317WS8IZ* (Note)	X9317W Z I			-40 to 85	8 Ld SOIC (Pb-free)
X9317WV8*	9317W			0 to 70	8 Ld TSSOP
X9317WV8Z* (Note)	9317W Z			0 to 70	8 Ld TSSOP (Pb-free)
X9317WV8I*	317WI	_		-40 to 85	8 Ld TSSOP
X9317WV8IZ* (Note)	9317WI Z			-40 to 85	8 Ld TSSOP (Pb-free)
X9317UM8*	AEC		50	0 to 70	8 Ld MSOP
X9317UM8Z* (Note)	DCS	_		0 to 70	8 Ld MSOP (Pb-free)
X9317UM8I*	AFE			-40 to 85	8 Ld MSOP
X9317UM8IZ* (Note)	DCR			-40 to 85	8 Ld MSOP (Pb-free)
X9317UP	X9317UP			0 to 70	8 Ld PDIP
X9317UPI	X9317UP I			-40 to 85	8 Ld PDIP
X9317US				0 to 70	8 Ld SOIC
X9317US8*	X9317U			0 to 70	8 Ld SOIC
X9317US8Z* (Note)	X9317U Z			0 to 70	8 Ld SOIC (Pb-free)
X9317US8I*	X9317U I	-		-40 to 85	8 Ld SOIC
X9317US8IZ* (Note)	X9317U Z I	1		-40 to 85	8 Ld SOIC (Pb-free)
X9317UV8*	9317U	1		0 to 70	8 Ld TSSOP
X9317UV8Z* (Note)	9317U Z	1		0 to 70	8 Ld TSSOP (Pb-free)
X9317UV8I*	317UI	1		-40 to 85	8 Ld TSSOP
X9317UV8IZ* (Note)	9317UI Z	1		-40 to 85	8 Ld TSSOP (Pb-free)

Ordering Information (Continued)

PART NUMBER	PART MARKING	V _{CC} LIMITS (V)	R_{TOTAL} ($k\Omega$)	TEMPERATURE RANGE (°C)	PACKAGE
X9317TM8*	AGD		100	0 to 70	8 Ld MSOP
X9317TM8Z* (Note)	DCN			0 to 70	8 Ld MSOP (Pb-free)
X9317TM8I*	AGF			-40 to 85	8 Ld MSOP
X9317TM8IZ* (Note)	DCL			-40 to 85	8 Ld MSOP (Pb-free)
X9317TP				0 to 70	8 Ld PDIP
X9317TPI	X9317TP I			-40 to 85	8 Ld PDIP
X9317TS8	X9317T			0 to 70	8 Ld SOIC
X9317TS8Z (Note)	X9317T Z			0 to 70	8 Ld SOIC (Pb-free)
X9317TS8I	X9317T I			-40 to 85	8 Ld SOIC
X9317TS8IZ (Note)	X9317T Z I			-40 to 85	8 Ld SOIC (Pb-free)
X9317TV8*				0 to 70	8 Ld TSSOP
X9317TV8Z* (Note)	9317T Z			0 to 70	8 Ld TSSOP (Pb-free)
X9317TV8I*				-40 to 85	8 Ld TSSOP
X9317TV8IZ* (Note)	9317TI Z			-40 to 85	8 Ld TSSOP (Pb-free)
X9317ZM8-2.7*	AFH	2.7-5.5	1	0 to 70	8 Ld MSOP
X9317ZM8Z-2.7* (Note)	AOA			0 to 70	8 Ld MSOP (Pb-free)
X9317ZM8I-2.7*	AFJ			-40 to 85	8 Ld MSOP
X9317ZM8IZ-2.7* (Note)	DCZ			-40 to 85	8 Ld MSOP (Pb-free)
X9317ZS8-2.7*	X9317Z F			0 to 70	8 Ld SOIC
X9317ZS8Z-2.7* (Note)	X9317Z Z F			0 to 70	8 Ld SOIC (Pb-free)
X9317ZS8I-2.7*	X9317Z G			-40 to 85	8 Ld SOIC
X9317ZS8IZ-2.7* (Note)	X9317Z Z G			-40 to 85	8 Ld SOIC (Pb-free)
X9317ZV8-2.7*	317ZF			0 to 70	8 Ld TSSOP
X9317ZV8Z-2.7* (Note)	9317ZF Z			0 to 70	8 Ld TSSOP (Pb-free)
X9317ZV8I-2.7*	317ZG			-40 to 85	8 Ld TSSOP
X9317ZV8IZ-2.7* (Note)	317ZG Z			-40 to 85	8 Ld TSSOP (Pb-free)
X9317WM8-2.7*	ACZ		10	0 to 70	8 Ld MSOP
X9317WM8Z-2.7* (Note)	DCX			0 to 70	8 Ld MSOP (Pb-free)
X9317WM8I-2.7*	ADT			-40 to 85	8 Ld MSOP
X9317WP-2.7	X9317WP F			0 to 70	8 Ld PDIP
X9317WPI-2.7	X9317WP G			-40 to 85	8 Ld PDIP
X9317WS8-2.7*	X9317W F			0 to 70	8 Ld SOIC
X9317WS8Z-2.7* (Note)	X9317W Z F			0 to 70	8 Ld SOIC (Pb-free)
X9317WS8I-2.7*	X9317W G			-40 to 85	8 Ld SOIC
X9317WS8IZ-2.7* (Note)	X9317W Z G			-40 to 85	8 Ld SOIC (Pb-free)
X9317WV8-2.7*	317WF			0 to 70	8 Ld TSSOP
X9317WV8Z-2.7* (Note)	9317WF Z			0 to 70	8 Ld TSSOP (Pb-free)
X9317WV8I-2.7*	317WG			-40 to 85	8 Ld TSSOP
X9317WV8IZ-2.7* (Note)	AKZ			-40 to 85	8 Ld TSSOP (Pb-free)


Ordering Information (Continued)

PART NUMBER	PART MARKING	V _{CC} LIMITS (V)	R _{TOTAL} (kΩ)	TEMPERATURE RANGE (°C)	PACKAGE
X9317UM8-2.7*	AED		50	0 to 70	8 Ld MSOP
X9317UM8Z-2.7* (Note)	AOB			0 to 70	8 Ld MSOP (Pb-free)
X9317UM8I-2.7*	AFF			-40 to 85	8 Ld MSOP
X9317UM8IZ-2.7* (Note)	AOH			-40 to 85	8 Ld MSOP (Pb-free)
X9317UP-2.7	X9317UP F			0 to 70	8 Ld PDIP
X9317UPI-2.7	X9317UP G			-40 to 85	8 Ld PDIP
X9317US8-2.7*	X9317U F			0 to 70	8 Ld SOIC
X9317US8Z-2.7* (Note)	X9317U Z F			0 to 70	8 Ld SOIC (Pb-free)
X9317US8I-2.7*	X9317U G			-40 to 85	8 Ld SOIC
X9317US8IZ-2.7* (Note)	X9317U Z G			-40 to 85	8 Ld SOIC (Pb-free)
X9317UV8-2.7*	9317UF			0 to 70	8 Ld TSSOP
X9317UV8Z-2.7* (Note)	9317UF Z			0 to 70	8 Ld TSSOP (Pb-free)
X9317UV8I-2.7*	9317UG			-40 to 85	8 Ld TSSOP
X9317UV8IZ-2.7* (Note)	9317UG Z			-40 to 85	8 Ld TSSOP (Pb-free)
X9317TM8-2.7*	AGE		100	0 to 70	8 Ld MSOP
X9317TM8Z-2.7* (Note)	DCP			0 to 70	8 Ld MSOP (Pb-free)
X9317TM8I-2.7*	AGG			-40 to 85	8 Ld MSOP
X9317TM8IZ-2.7* (Note)	DCM			-40 to 85	8 Ld MSOP (Pb-free)
X9317TP-2.7				0 to 70	8 Ld PDIP
X9317TPI-2.7	X9317TP G			-40 to 85	8 Ld PDIP
X9317TS8-2.7*				0 to 70	8 Ld SOIC
X9317TS8Z-2.7* (Note)	X9317T Z F			0 to 70	8 Ld SOIC (Pb-free)
X9317TS8I-2.7*	X9317T G			-40 to 85	8 Ld SOIC
X9317TS8IZ-2.7* (Note)	X9317T Z G			-40 to 85	8 Ld SOIC (Pb-free)
X9317TV8-2.7*				0 to 70	8 Ld TSSOP
X9317TV8Z-2.7* (Note)	9317TF Z	1		0 to 70	8 Ld TSSOP (Pb-free)
X9317TV8I-2.7*	317TG			-40 to 85	8 Ld TSSOP
X9317TV8IZ-2.7* (Note)	9317TG Z			-40 to 85	8 Ld TSSOP (Pb-free)

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

^{*}Add "T1" suffix for tape and reel.

Block Diagram



Pin Descriptions

DIP/SOIC	SYMBOL	BRIEF DESCRIPTION
1	ĪNC	Increment. Toggling INC while CS is low moves the wiper either up or down.
2	U/D	Up/Down . The U/\overline{D} input controls the direction of the wiper movement.
3	R _H	The high terminal is equivalent to one of the fixed terminals of a mechanical potentiometer.
4	V _{SS}	Ground.
5	R_{W}	The wiper terminal is equivalent to the movable terminal of a mechanical potentiometer.
6	R_{L}	The low terminal is equivalent to one of the fixed terminals of a mechanical potentiometer.
7	CS	Chip Select. The device is selected when the $\overline{\text{CS}}$ input is LOW, and de-selected when $\overline{\text{CS}}$ is high.
8	V _{CC}	Supply Voltage.

Absolute Maximum Ratings

Junction Temperature Under Bias65°C to +135°C	Lead Temperature (soldering 10s)300°C
Storage Temperature65°C to +150°C	I _W (10s)
Voltage on CS, INC, U/D and V _{CC}	
with Respect to V _{SS} 1V to +7V	
R _H , R _W , R _L to Ground	

CAUTION: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$\textbf{Potentiometer Specifications} \quad \textit{V}_{CC} = \textit{Full Range}, \textit{T}_{A} = \textit{Full Operating Temperature Range unless otherwise stated}$

SYMBOL	PARAMETER	TEST CONDITIONS/NOTES	MIN	TYP (Note 4)	MAX	UNIT
R _{TOTAL}	End to end resistance tolerance	See ordering information for values	-20		+20	%
V _{RH} / _{RL}	R _H /R _L terminal voltage	V _{SS} = 0V	V _{SS}		V_{CC}	V
	Power rating	$R_{TOTAL} \ge 10k\Omega$			10	mW
		$R_{TOTAL} = 1k\Omega$			25	mW
R _W	Wiper resistance	I _W = 1mA, V _{CC} = 5V		200	400	Ω
		I _W = 1mA, V _{CC} = 2.7V		400	1000	Ω
I _W	Wiper current (Note 5)	See test circuit	-4.4		+4.4	mA
	Noise (Note 7)	Ref: 1kHz		-120		dBV
	Resolution			1		%
	Absolute linearity (Note 1)	V(RH) = V _{CC} , V(RL) = 0V	-1		+1	MI (Note 3)
	Relative linearity (Note 2)		-0.2		+0.2	MI (Note 3)
	R _{TOTAL} temperature coefficient (Note 5)			±300		ppm/°C
	Ratiometric temperature coefficient (Notes 5, 6)		-20		+20	ppm/°C
C _H /C _L /C _W (Note 5)	Potentiometer capacitances	See equivalent circuit		10/10/25		pF
V _{CC}	Supply Voltage	X9317	4.5		5.5	V
		X9317-2.7	2.7		5.5	V

DC Electrical Specifications $V_{CC} = 5V \pm 10\%$, $T_A = Full Operating Temperature Range unless otherwise stated$

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 4)	MAX	UNIT
I _{CC1}	V _{CC} active current (Increment)	$\overline{\text{CS}}$ = V _{IL} , U/ $\overline{\text{D}}$ = V _{IL} or V _{IH} and $\overline{\text{INC}}$ = V _{IL} /V _{IH} @ min. t _{CYC} R _L , R _H , R _W not connected			50	μΑ
I _{CC2}	V _{CC} active current (Store) (non-volatile write)	CS = V _{IH} , U/D = V _{IL} or V _{IH} and INC = V _{IL} or V _{IH} . R _L , R _H , R _W not connected			400	μΑ
I _{SB}	Standby supply current	$\overline{CS} \ge V_{IH}$, U/ \overline{D} and $\overline{INC} = V_{IL}$ R _L , R _H , R _W not connected			1	μA
ILI	CS, INC, U/D input leakage current	$V_{IN} = V_{SS}$ to V_{CC}	-10		+10	μΑ
V _{IH}	CS, INC, U/D input HIGH voltage		V _{CC} x 0.7		V _{CC} + 0.5	V
V _{IL}	CS, INC, U/D input LOW voltage		-0.5		V _{CC} x 0.1	V

DC Electrical Specifications $V_{CC} = 5V \pm 10\%$, $T_A = Full Operating Temperature Range unless otherwise stated (Continued)$

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 4)	MAX	UNIT
C _{IN} (Note 5)	CS, INC, U/D input capacitance	V_{CC} = 5V, V_{IN} = V_{SS} , T_A = 25°C, f = 1MHz			10	pF


Endurance and Data Retention V_{CC} = 5V ±10%, T_A = Full Operating Temperature Range

PARAMETER	MIN	UNIT
Minimum endurance	100,000	Data changes per bit
Data retention	100	Years


NOTES:

- 1. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage = $[V(R_{W(n)(actual)})-V(R_{W(n)(expected)})]/MIV(R_{W(n)(expected)}) = n(V(R_H)-V(R_L))/99 + V(R_L)$, with n from 0 to 99.
- 2. Relative linearity is a measure of the error in step size between taps = $[V(R_{W(n+1)})-(V(R_{W(n)})-MI)]/MI$.
- 3. 1 MI = Minimum Increment = $[V(R_H)-V(R_L)]/99$.
- 4. Typical values are for $T_A = 25$ °C and nominal supply voltage.
- 5. This parameter is not 100% tested.
- $6. \ \ \text{Ratiometric temperature coefficient} = (V(R_W)_{T1(n)} V(R_W)_{T2(n)}) / [V(R_W)_{T1(n)} (T1-T2) \times 10^6], \\ \text{with T1 \& T2 being 2 temperatures, and n from 0 to 99.} \\ \text{Ratiometric temperature coefficient} = (V(R_W)_{T1(n)} V(R_W)_{T2(n)}) / [V(R_W)_{T1(n)} (T1-T2) \times 10^6], \\ \text{with T1 \& T2 being 2 temperatures, and n from 0 to 99.} \\ \text{Ratiometric temperature} = (V(R_W)_{T1(n)} V(R_W)_{T2(n)}) / [V(R_W)_{T1(n)} (T1-T2) \times 10^6], \\ \text{Ratiometric temperature} = (V(R_W)_{T1(n)} V(R_W)_{T1(n)}) / [V(R_W)_{T1(n)} (T1-T2) \times 10^6], \\ \text{Ratiometric temperature} = (V(R_W)_{T1(n)} V(R_W)_{T1(n)}) / [V(R_W)_{T1(n)} (T1-T2) \times 10^6], \\ \text{Ratiometric temperature} = (V(R_W)_{T1(n)} V(R_W)_{T1(n)}) / [V(R_W)_{T1(n)} (T1-T2) \times 10^6], \\ \text{Ratiometric temperature} = (V(R_W)_{T1(n)} V(R_W)_{T1(n)}) / [V(R_W)_{T1(n)} V(R_W)_{T1(n)}] / [V(R$
- 7. Measured with wiper at tap position 99, R_L grounded, using test circuit.

Test Circuit



Equivalent Circuit



AC Conditions of Test

Input pulse levels	0V to 3V
Input rise and fall times	10ns
Input reference levels	1.5V

AC Electrical Specifications $V_{CC} = 5V \pm 10\%$, $T_A = Full Operating Temperature Range unless otherwise stated$

SYMBOL	PARAMETER	MIN	TYP (Note 4)	MAX	UNIT
t _{Cl}	CS to INC setup	50			ns
t _{ID} (Note 5)	INC HIGH to U/D change	100			ns
t _{DI} (Note 5)	U/D to INC setup	1			μs
t _{IL}	INC LOW period	960			ns
t _{IH}	INC HIGH period	960			ns
t _{IC}	INC inactive to CS inactive	1			μs
tcphs	CS deselect time (STORE)	10			ms
t _{CPHNS} (Note 5)	CS deselect time (NO STORE)	100			ns
t _{IW}	INC to R _W change		1	5	μs

AC Electrical Specifications $V_{CC} = 5V \pm 10\%$, $T_A = Full Operating Temperature Range unless otherwise stated (Continued)$


SYMBOL	PARAMETER	MIN	TYP (Note 4)	MAX	UNIT
tcyc	INC cycle time	2			μs
t _{R,} t _F (Note 5)	INC input rise and fall time			500	μs
t _{PU} (Note 5)	Power up to wiper stable			5	μs
t _R V _{CC} (Note 5)	V _{CC} power-up rate	0.2		50	V/ms
t _{WR}	Store Cycle		5	10	ms

Power Up and Down Requirements

The recommended power up sequence is to apply V_{CC}/V_{SS} first, then the potentiometer voltages. During power-up, the data sheet parameters for the DCP do not fully apply until 1 millisecond after V_{CC} reaches its final value. The V_{CC} ramp

spec is always in effect. In order to prevent unwanted tap position changes, or an inadvertent store, bring the $\overline{\text{CS}}$ and $\overline{\text{INC}}$ high before or concurrently with the V_{CC} pin on powerup.

AC Timing



Typical Performance Characteristics




FIGURE 1. TYPICAL TOTAL RESISTANCE TEMPERATURE COEFFICIENT

Pin Descriptions

R_H and R_L

The high (R_H) and low (R_I) terminals of the X9317 are equivalent to the fixed terminals of a mechanical potentiometer. The terminology of R_L and R_H references the relative position of the terminal in relation to wiper movement direction selected by the U/D input and not the voltage potential on the terminal.

R_{w}

R_w is the wiper terminal and is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the control inputs. The wiper terminal series resistance is typically 200 Ω .

Up/Down (U/D)

The U/\overline{D} input controls the direction of the wiper movement and whether the counter is incremented or decremented.


Increment (INC)

The INC input is negative-edge triggered. Toggling INC will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the U/D input.

Chip Select (CS)

The device is selected when the $\overline{\text{CS}}$ input is LOW. The current counter value is stored in nonvolatile memory when CS is returned HIGH while the INC input is also HIGH. After the store operation is complete the X9317 will be placed in the low power standby mode until the device is selected once again.

Pin Configuration



Pin Names

SYMBOL	DESCRIPTION	
R _H	High terminal	
R _W	Wiper terminal	
RL	Low terminal	
V _{SS}	Ground	
V _{CC}	Supply voltage	
U/D	Up/Down control input	
ĪNC	Increment control input	
CS	Chip select control input	

Principles of Operation

There are three sections of the X9317: the control section, the nonvolatile memory, and the resistor array. The control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the resistor array to the wiper output. The contents of the counter can be stored in nonvolatile memory and retained for future use. The resistor array is comprised of 99 individual resistors connected in series. Electronic switches at either end of the array and between each resistor provide an electrical connection to the wiper pin, R_W.

The wiper acts like its mechanical equivalent and does not move beyond the first or last position. That is, the counter does not wrap around when clocked to either extreme.

The electronic switches on the device operate in a "make before break" mode when the wiper changes tap positions. If the wiper is moved several positions, multiple taps are connected to the wiper for t_{IW} (INC to V_W change). The R_{TOTAL} value for the device can temporarily be reduced by a significant amount if the wiper is moved several positions.

When the device is powered-down, the last wiper position stored will be maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the wiper is set to the value last stored.

Instructions and Programming

The INC, U/D and CS inputs control the movement of the wiper along the resistor array. With CS set LOW the device is selected and enabled to respond to the U/D and INC inputs. HIGH to LOW transitions on INC will increment or decrement (depending on the state of the U/D input) a seven bit counter. The output of this counter is decoded to select one of one hundred wiper positions along the resistive array.

The value of the counter is stored in nonvolatile memory whenever CS transitions HIGH while the INC input is also HIGH.

The system may select the X9317, move the wiper and deselect the device without having to store the latest wiper position in nonvolatile memory. After the wiper movement is performed as described above and once the new position is reached, the system must keep $\overline{\text{INC}}$ LOW while taking $\overline{\text{CS}}$ HIGH. The new wiper position will be maintained until changed by the system or until a powerup/down cycle recalled the previously stored data.

This procedure allows the system to always power-up to a preset value stored in nonvolatile memory; then during system operation minor adjustments could be made. The adjustments might be based on user preference, system parameter changes due to temperature drift, etc.

The state of U/\overline{D} may be changed while \overline{CS} remains LOW. This allows the host system to enable the device and then move the wiper up and down until the proper trim is attained.


Mode Selection

cs	INC	U/D	MODE
L	~	Н	Wiper up
L	~	L	Wiper down
	Н	Х	Store wiper position to nonvolatile memory
Н	Х	Х	Standby
	L	Х	No store, return to standby
~	L	Н	Wiper Up (not recommended)
~	L	L	Wiper Down (not recommended)


Applications Information

Electronic digitally controlled (XDCP) potentiometers provide three powerful application advantages; (1) the variability and reliability of a solid-state potentiometer, (2) the flexibility of computer-based digital controls, and (3) the retentivity of nonvolatile memory used for the storage of multiple potentiometer settings or data.

Basic Configurations of Electronic Potentiometers




Three terminal potentiometer; variable voltage divider




Two terminal variable resistor; variable current

Basic Circuits


Buffered Reference Voltage




Cascading Techniques




Single Supply Inverting Amplifier




Voltage Regulator



Offset Voltage Adjustment




Comparator with Hysteresis





 $\begin{aligned} &V_{UL} = \{R_1/(R_1 + R_2)\} \ V_O(max) \\ &V_{LL} = \{R_1/(R_1 + R_2)\} \ V_O(min) \end{aligned}$

(for additional circuits see AN115)

8-Lead Plastic Dual In-Line (DIP) Package Type P








NOTE:


- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH


8-Lead Plastic Small Outline Gull Wing Package Type S (SOIC)





NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)


8-Lead Plastic, TSSOP, Package Type V














NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

M Package 8-Lead Miniature Small Outline Gull Wing Package Type MSOP







NOTE:

1. ALL DIMENSIONS IN INCHES AND (MILLIMETERS)

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com