

8A, 30V, 0.023 Ohm, N-Channel, Logic Level UltraFET Power MOSFET



This N-Channel power MOSFET is manufactured using the innovative UltraFET™ process. This advanced process technology achieves the

lowest possible on-resistance per silicon area, resulting in outstanding performance. This device is capable of withstanding high energy in the avalanche mode and the diode exhibits very low reverse recovery time and stored charge. It was designed for use in applications where power efficiency is important, such as switching regulators, switching converters, motor drivers, relay drivers, low-voltage bus switches, and power management in portable and battery-operated products.

Formerly developmental type TA76121.

Ordering Information


PART NUMBER	PACKAGE	BRAND
HUF76121SK8	MS-012AA	76121SK8

NOTE: When ordering, use the entire part number. Add the suffix T to obtain the variant in tape and reel, e.g., HUF76121SK8T.

Features


- Logic Level Gate Drive
- 8A, 30V
- Simulation Models
 - Temperature Compensated PSPICE™ and SABER® Electrical Models
 - Spice and SABER® Thermal Impedance Models
 - www.Intersil.com
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Transient Thermal Impedance Curve vs Board Mounting Area
- Related Literature
 - TB370, "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol



Packaging

JEDEC MS-012AA



Absolute Maximum Ratings $T_A = 25^{\circ}\text{C}$, Unless Otherwise Specified

		UNITS
Drain to Source Voltage (Note 1)	V_{DSS}	30 V
Drain to Gate Voltage ($R_{GS} = 20\text{k}\Omega$) (Note 1)	V_{DGR}	30 V
Gate to Source Voltage	V_{GS}	± 16 V
Drain Current		
Continuous ($T_A = 25^{\circ}\text{C}$, $V_{GS} = 10\text{V}$) (Figure 2) (Note 2)	I_D	8 A
Continuous ($T_A = 100^{\circ}\text{C}$, $V_{GS} = 5\text{V}$) (Note 3)	I_D	2.5 A
Continuous ($T_A = 100^{\circ}\text{C}$, $V_{GS} = 4.5\text{V}$) (Note 3)	I_D	2.3 A
Pulsed Drain Current	I_{DM}	Figure 4
Pulsed Avalanche Rating	E_{AS}	Figures 6, 17, 18
Power Dissipation (Note 2)	P_D	2.5 W
Derate Above 25°C		20 $\text{mW}/^{\circ}\text{C}$
Operating and Storage Temperature	T_J, T_{STG}	-55 to 150 $^{\circ}\text{C}$
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s.	T_L	300 $^{\circ}\text{C}$
Package Body for 10s, See Techbrief 334	T_{pkg}	260 $^{\circ}\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. $T_J = 25^{\circ}\text{C}$ to 125°C .
2. $50^{\circ}\text{C}/\text{W}$ measured using FR-4 board with 0.76 in^2 footprint at 10 seconds.
3. $189^{\circ}\text{C}/\text{W}$ measured using FR-4 board with 0.0115 in^2 footprint at 1000 seconds.

Electrical Specifications $T_A = 25^{\circ}\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
OFF STATE SPECIFICATIONS						
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = 250μA, V _{GS} = 0V (Figure 12)	30	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 25V, V _{GS} = 0V	-	-	1	μA
		V _{DS} = 25V, V _{GS} = 0V, T _C = 150°C	-	-	250	μA
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±16V	-	-	±100	nA
ON STATE SPECIFICATIONS						
Gate to Source Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = 250μA (Figure 11)	1	-	3	V
Drain to Source On Resistance	r _{DS(ON)}	I _D = 8A, V _{GS} = 10V (Figures 9, 10)	-	0.018	0.023	Ω
		I _D = 2.5A, V _{GS} = 5V (Figure 9)	-	0.021	0.028	Ω
		I _D = 2.3A, V _{GS} = 4.5V (Figure 9)	-	0.022	0.031	Ω
THERMAL SPECIFICATIONS						
Thermal Resistance Junction to Ambient	R _{θJA}	Pad Area = 0.76 in ² (Note 2)	-	-	50	°C/W
		Pad Area = 0.054 in ² (Figure 23)	-	-	152	°C/W
		Pad Area = 0.0115 in ² (Figure 23)	-	-	189	°C/W
SWITCHING SPECIFICATIONS (V _{GS} = 4.5V)						
Turn-On Time	t _{ON}	V _{DD} = 15V, I _D ≅ 2.3A, R _L = 6.5Ω, V _{GS} = 4.5V, R _{GS} = 10Ω (Figures 15, 21, 22)	-	-	85	ns
Turn-On Delay Time	t _{d(ON)}		-	17	-	ns
Rise Time	t _r		-	40	-	ns
Turn-Off Delay Time	t _{d(OFF)}		-	40	-	ns
Fall Time	t _f		-	30	-	ns
Turn-Off Time	t _{OFF}		-	-	105	ns

Electrical Specifications $T_A = 25^{\circ}\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
SWITCHING SPECIFICATIONS (V _{GS} = 10V)							
Turn-On Time	t _{ON}	V _{DD} = 15V, I _D ≅ 8A, R _L =1.9Ω, V _{GS} = 10V, R _{GS} = 12Ω (Figures 16, 21, 22)	-	-	60	ns	
Turn-On Delay Time	t _{d(ON)}		-	10	-	ns	
Rise Time	t _r		-	29	-	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	64	-	ns	
Fall Time	t _f		-	40	-	ns	
Turn-Off Time	t _{OFF}		-	-	155	ns	
GATE CHARGE SPECIFICATIONS							
Total Gate Charge	Q _{g(TOT)}	V _{GS} = 0V to 10V	V _{DD} = 15V, I _D ≅ 2.5A, R _L = 6.0Ω I _{g(REF)} = 1.0mA (Figures 14, 19, 20)	-	24	29	nC
Gate Charge at 5V	Q _{g(5)}	V _{GS} = 0V to 5V		-	14	17	nC
Threshold Gate Charge	Q _{g(TH)}	V _{GS} = 0V to 1V		-	0.8	1.0	nC
Gate to Source Gate Charge	Q _{gs}			-	1.9	-	nC
Reverse Transfer Capacitance	Q _{gd}			-	7	-	nC
CAPACITANCE SPECIFICATIONS							
Input Capacitance	C _{ISS}	V _{DS} = 25V, V _{GS} = 0V, f = 1MHz (Figure 13)	-	850	-	pF	
Output Capacitance	C _{OSS}		-	465	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	100	-	pF	

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V_{SD}	$I_{SD} = 8\text{A}$	-	-	1.25	V
		$I_{SD} = 2.5\text{A}$			1.10	V
Reverse Recovery Time	t_{rr}	$I_{SD} = 2.5\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	-	65	ns
Reverse Recovered Charge	Q_{RR}	$I_{SD} = 2.5\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	-	100	nC


Typical Performance Curves

FIGURE 1. NORMALIZED POWER DISSIPATION vs AMBIENT TEMPERATURE








FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs AMBIENT TEMPERATURE

Typical Performance Curves (Continued)



NOTE: Refer to Intersil Application Notes AN9321 and AN9322.

Typical Performance Curves (Continued)




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 8. SATURATION CHARACTERISTICS




FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 10. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 11. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 12. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

Typical Performance Curves (Continued)





FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260.

FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT




FIGURE 15. SWITCHING TIME vs GATE RESISTANCE




FIGURE 16. SWITCHING TIME vs GATE RESISTANCE

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A ($^{\circ}\text{C}$), and thermal resistance $R_{\theta JA}$ ($^{\circ}\text{C}/\text{W}$) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{Z_{\theta JA}} \quad (\text{EQ. 1})$$

In using surface mount devices such as the SOP-8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

1. Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
2. The number of copper layers and the thickness of the board.
3. The use of external heat sinks.
4. The use of thermal vias.
5. Air flow and board orientation.
6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Intersil provides thermal information to assist the designer's preliminary application evaluation. Figure 23 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Intersil device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 23 or by calculation using Equation 2. $R_{\theta JA}$ is defined as the natural log of the area times a coefficient added to a constant. The area, in square inches is the top copper area including the gate and source pads.

$$R_{\theta JA} = 83.2 - 23.6 \times \ln(\text{Area}) \quad (\text{EQ. 2})$$

The transient thermal impedance ($Z_{\theta JA}$) is also effected by varied top copper board area. Figure 24 shows the effect of copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square inches corresponding to the descending list in the graph. Spice and SABER thermal models are provided for each of the listed pad areas.

Copper pad area has no perceivable effect on transient thermal impedance for pulse widths less than 100ms. For pulse widths less than 100ms the transient thermal impedance is determined by the die and package. Therefore, C THERM1 through C THERM5 and R THERM1 through R THERM5 remain constant for each of the thermal models. A listing of the model component values is available in Table 1.




FIGURE 23. THERMAL RESISTANCE vs MOUNTING PAD AREA




FIGURE 24. THERMAL IMPEDANCE vs MOUNTING PAD AREA

PSpice Electrical Model

.SUBCKT HUF76121SK8 2 1 3 ; REV January 1999

CA 12 8 1.3e-9
 CB 15 14 1.28e-9
 CIN 6 8 7.6e-10

DBODY 7 5 DBODYMOD
 DBREAK 5 11 DBREAKMOD
 DPLCAP 10 5 DPLCAPMOD

EBREAK 11 7 17 18 33.4
 EDS 14 8 5 8 1
 EGS 13 8 6 8 1
 ESG 6 10 6 8 1
 EVTHRES 6 21 19 8 1
 EVTEMP 20 6 18 22 1

IT 8 17 1

LDRAIN 2 5 1e-9
 LGATE 1 9 2.98e-9
 LSOURCE 3 7 6.8e-10

MMED 16 6 8 8 MMEDMOD
 MSTRO 16 6 8 8 MSTROMOD
 MWEAK 16 21 8 8 MWEAKMOD

RBREAK 17 18 RBREAKMOD 1
 RDRAIN 50 16 RDRAINMOD 5.7e-3
 RGATE 9 20 4
 RLDRAIN 2 5 10
 RLGATE 1 9 29.8
 RLSOURCE 3 7 6.8
 RSLC1 5 51 RSLCMOD 1e-6
 RSLC2 5 50 1e3
 RSOURCE 8 7 RSOURCEMOD 9.8e-3
 RVTHRES 22 8 RVTHRESMOD 1
 RVTEMP 18 19 RVTEMPMOD 1

S1A 6 12 13 8 S1AMOD
 S1B 13 12 13 8 S1BMOD
 S2A 6 15 14 13 S2AMOD
 S2B 13 15 14 13 S2BMOD

VBAT 22 19 DC 1


ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*181),4))}

.MODEL DBODYMOD D (IS = 2e-13 RS = 9.5e-3 TRS1 = 1e-3 TRS2 = 3e-6 CJO = 1.33e-9 TT = 2.8e-8 M = 0.4 XTI = 4.3 N = 0.95 IKF = 5)
 .MODEL DBREAKMOD D (RS = 1.05e-1 TRS1 = 0 TRS2 = 2.5e-5)
 .MODEL DPLCAPMOD D (CJO = 8.2e-10 IS = 1e-30 N = 10 M = 0.63)
 .MODEL MMEDMOD NMOS (VTO = 1.9 KP = 4 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 4)
 .MODEL MSTROMOD NMOS (VTO = 2.23 KP = 42.5 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u)
 .MODEL MWEAKMOD NMOS (VTO = 1.64 KP = 0.1 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 40 RS = 0.1)
 .MODEL RBREAKMOD RES (TC1 = 9.7e-4 TC2 = 7e-7)
 .MODEL RDRAINMOD RES (TC1 = 6.5e-3 TC2 = 1.8e-5)
 .MODEL RSLCMOD RES (TC1 = 5e-3 TC2 = 8e-6)
 .MODEL RSOURCEMOD RES (TC1 = 1e-3 TC2 = 1e-6)
 .MODEL RVTHRESMOD RES (TC = -1.5e-3 TC2 = -4.8e-6)
 .MODEL RVTEMPMOD RES (TC1 = -1.6e-3 TC2 = 1e-6)

.MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -5 VOFF = -3)
 .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -3 VOFF = -5)
 .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -1 VOFF = 1.2)
 .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 1.2 VOFF = -1)

.ENDS

NOTE: For further discussion of the PSpice model, consult **A New PSpice Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.



SPICE Thermal Model

REV November 1998

HUF76121SK8

Copper Area = 0.04 in²

CTHERM1 th 8 2.0e-3

CTHERM2 8 7 5.0e-3

CTHERM3 7 6 1.0e-2

CTHERM4 6 5 4.0e-2

CTHERM5 5 4 9.0e-2

CTHERM6 4 3 1.2e-1

CTHERM7 3 2 0.5

CTHERM8 2 tl 1.3

R THERM1 th 8 0.1

R THERM2 8 7 0.5

R THERM3 7 6 1.0

R THERM4 6 5 5.0

R THERM5 5 4 8.0

R THERM6 4 3 26

R THERM7 3 2 39

R THERM8 2 tl 55

SABER Thermal Model

Copper Area = 0.04 in²

template thermal_model th tl

thermal_c th, tl

```
{
ctherm.ctherm1 th 8 = 2.0e-3
ctherm.ctherm2 8 7 = 5.0e-3
ctherm.ctherm3 7 6 = 1.0e-2
ctherm.ctherm4 6 5 = 4.0e-2
ctherm.ctherm5 5 4 = 9.0e-2
ctherm.ctherm6 4 3 = 1.2e-1
ctherm.ctherm7 3 2 = 0.5
ctherm.ctherm8 2 tl = 1.3

```

```
rtherm.rtherm1 th 8 = 0.1
rtherm.rtherm2 8 7 = 0.5
rtherm.rtherm3 7 6 = 1.0
rtherm.rtherm4 6 5 = 5.0
rtherm.rtherm5 5 4 = 8.0
rtherm.rtherm6 4 3 = 26
rtherm.rtherm7 3 2 = 39
rtherm.rtherm8 2 tl = 55
}
```




TABLE 1. Thermal Models

COMPONANT	0.04 in ²	0.28 in ²	0.52 in ²	0.76 in ²	1.0 in ²
CTHERM6	1.2e-1	1.5e-1	2.0e-1	2.0e-1	2.0e-1
CTHERM7	0.5	1.0	1.0	1.0	1.0
CTHERM8	1.3	2.8	3.0	3.0	3.0
R THERM6	26	20	15	13	12
R THERM7	39	24	21	19	18
R THERM8	55	38.7	31.3	29.7	25

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>